

# HFC-4S/HFC-8S

# ISDN HDLC FIFO controller with 4/8 integrated S/T interfaces



HFC-8S ISDN Controller Cologne Chip 0242



#### **Revision History of HFC-4S/8S Data Sheet**

Date	Remarks
October 2007	Minor changes were made in this data sheet revision: Information added to Section 2.2.4 concerning asynchronous register read accesses.
August 2006	Main changes in this data sheet revision: Schematics for transformers and RJ45 connector corrected, details to PCM data flow description and to PCM timing diagrams added.
March 2006	Information added to data flow programming concerning DTMF function, external SRAM characteristics and FIFO loop implementation. New functionality described at bit V_E_IGNO in register A_ST_CTRL1. External S/T circuitry changed (detail at transformer center tap and EMI protection circuitry).
March 2005	Main changes in this data sheet revision: Information added to SPI interface desciption, clock and interrupt sections. S/T and PCM chapters revised. GPI[20] does no longer exist.
March 2004	Bit name V_TI2_EXP has changed to V_T2_EXP in register A_ST_RD_STA, PCM-to-PCM data flow example added, S/T transformer list added, restrictions are described on external RAM access, and several small explanations and corrections have been made.



Cologne Chip AG Eintrachtstrasse 113 D - 50668 Köln

Germany Tel.: +49 (0) 221 / 91 24-0 Fax: +49 (0) 221 / 91 24-100

http://www.CologneChip.com http://www.CologneChip.de support@CologneChip.com

Copyright 1994 - 2007 Cologne Chip AG All Rights Reserved

The information presented can not be considered as assured characteristics. Data can change without notice. Parts of the information presented may be protected by patent or other rights. Cologne Chip products are not designed, intended, or authorized for use in any application intended to support or sustain life, or for any other application in which the failure of the Cologne Chip product could create a situation where personal injury or death may occur.

# Contents

Al	oout t	his data	a sheet and Cologne Chip technical support	23
1	Gen	eral des	scription	27
	1.1	Systen	n overview	28
	1.2	Featur	es	29
	1.3	Pin de	scription	30
		1.3.1	Pinout diagram	30
		1.3.2	Differences between HFC-4S and HFC-8S	35
		1.3.3	Pin list	36
2	Univ	versal e	xternal bus interface	49
	2.1	Mode	selection	50
	2.2	Comm	non features of all interface modes	51
		2.2.1	EEPROM programming	51
		2.2.2	EEPROM circuitry	52
		2.2.3	RAM access	52
		2.2.4	Register access	53
	2.3	PCI in	terface	54
		2.3.1	PCI command types	54
		2.3.2	PCI access description	55
		2.3.3	PCI configuration registers	55
		2.3.4	PCI connection circuitry	60
	2.4	ISA Pl	lug and Play interface	61
		2.4.1	IRQ assignment	62
		2.4.2	ISA Plug and Play registers	62
		2.4.3	ISA connection circuitry	66
	2.5	PCMC	CIA interface	67
		2.5.1	Attribute memory	67
		2.5.2	PCMCIA registers	
		2.5.3	PCMCIA connection circuitry	
	2.6	Paralle	el processor interface	



		2.6.1	Parallel processor interface modes	71
		2.6.2	Signal and timing characteristics	71
			2.6.2.1 8 bit processors in mode 2 (Motorola) and mode 3 (Intel)	73
			2.6.2.2 16 bit processors in mode 2 (Motorola) and mode 3 (Intel)	76
			2.6.2.3 8 bit processors in mode 4 (Intel, multiplexed)	80
			2.6.2.4 16 bit processors in mode 4 (Intel, multiplexed)	82
			2.6.2.5 32 bit processors in mode 4 (Intel, multiplexed)	84
		2.6.3	Examples of parallel processor connection circuitries	88
	2.7	Serial p	processor interface (SPI)	90
		2.7.1	SPI transactions	90
		2.7.2	Register write access	92
		2.7.3	Register read access	93
		2.7.4	Register access duration	93
		2.7.5	Register address read-back capability	94
		2.7.6	Problems with interrupts during transaction sequences	95
		2.7.7	SPI connection circuitry	96
	2.8	Registe	er description	97
		2.8.1	Write only registers	97
		2.8.2	Read only registers	01
		2.8.3	Read/write register	02
3	HFC	-4S/8S	data flow 10	03
	3.1	Data fl	ow concept	04
			-	
		3.1.1	Overview	04
		3.1.1 3.1.2	Overview         10           Term definitions         10	
	3.2	3.1.2	Term definitions	04
	3.2	3.1.2	Term definitions    10      controller    10	04
	3.2	3.1.2 Flow c	Term definitions    10      controller    10      Overview    10	04 05
	3.2	3.1.2 Flow c 3.2.1	Term definitions    10      controller    10      Overview    10      Switching buffers    10	04 05 05
	3.2	3.1.2 Flow c 3.2.1 3.2.2	Term definitions    10      controller    10      Overview    10      Switching buffers    10	04 05 05 06 06
	3.2	<ul><li>3.1.2</li><li>Flow c</li><li>3.2.1</li><li>3.2.2</li><li>3.2.3</li></ul>	Term definitions    10      controller    10      Overview    10      Switching buffers    10      Timed sequence    10	04 05 05 06 06
	3.2	3.1.2 Flow c 3.2.1 3.2.2 3.2.3 3.2.4	Term definitions       10         controller       10         Overview       10         Switching buffers       10         Timed sequence       10         Transmit operation (FIFO in transmit data direction)       10	04 05 05 06 06 07
	<ul><li>3.2</li><li>3.3</li></ul>	3.1.2 Flow c 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6	Term definitions       10         controller       10         Overview       10         Switching buffers       10         Timed sequence       10         Transmit operation (FIFO in transmit data direction)       10         Receive operation (FIFO in receive data direction)       10	04 05 05 06 07 07 08
		3.1.2 Flow c 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6	Term definitions       10         controller       10         Overview       10         Switching buffers       10         Timed sequence       10         Transmit operation (FIFO in transmit data direction)       10         Receive operation (FIFO in receive data direction)       10         Connection summary       10	04 05 05 06 07 07 08 10
		3.1.2 Flow c 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 Assign	Term definitions10controller10Overview10Switching buffers10Timed sequence10Transmit operation (FIFO in transmit data direction)10Receive operation (FIFO in receive data direction)10Connection summary10ters11	04 05 06 06 07 07 08 10
		3.1.2 Flow c 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 Assign 3.3.1	Term definitions       10         controller       10         Overview       10         Switching buffers       10         Timed sequence       10         Transmit operation (FIFO in transmit data direction)       10         Receive operation (FIFO in receive data direction)       10         Connection summary       10         HFC-channel assigner       11	04 05 06 06 07 07 08 10 10
		3.1.2 Flow c 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 Assign 3.3.1 3.3.2	Term definitions10controller10Overview10Switching buffers10Timed sequence10Transmit operation (FIFO in transmit data direction)10Receive operation (FIFO in receive data direction)10Connection summary10HFC-channel assigner11PCM slot assigner11S/T interface assigner11	04 05 06 06 07 07 08 10 10
		3.1.2 Flow c 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 Assign 3.3.1 3.3.2 3.3.3 3.3.4	Term definitions10controller10Overview10Switching buffers10Timed sequence10Transmit operation (FIFO in transmit data direction)10Receive operation (FIFO in receive data direction)10Connection summary10HFC-channel assigner11PCM slot assigner11S/T interface assigner11	04 05 05 06 07 07 07 08 10 10 10 10

		3.4.1.1	Mode description	113
		3.4.1.2	Subchannel processing	115
		3.4.1.3	Example for SM	115
	3.4.2	Channel	Select Mode (CSM)	121
		3.4.2.1	Mode description	121
		3.4.2.2	HFC-channel assigner	121
		3.4.2.3	Subchannel Processing	121
		3.4.2.4	Example for CSM	122
	3.4.3	FIFO Se	quence Mode (FSM)	126
		3.4.3.1	Mode description	126
		3.4.3.2	FIFO sequence	126
		3.4.3.3	FSM programming	128
		3.4.3.4	Example for FSM	129
3.5	Subcha	annel Proc	cessing	135
	3.5.1	Overview	N	135
		3.5.1.1	Registers	136
	3.5.2	Details o	of the FIFO oriented part of the subchannel processor (part A) $\ldots$	136
		3.5.2.1	FIFO transmit operation in transparent mode	136
		3.5.2.2	FIFO transmit operation in HDLC mode	138
		3.5.2.3	FIFO receive operation in transparent mode	138
		3.5.2.4	FIFO receive operation in HDLC mode	138
	3.5.3	Details o	of the HFC-channel oriented part of the subchannel processor (part B)	139
		3.5.3.1	FIFO transmit operation in SM	139
		3.5.3.2	FIFO transmit operation in CSM and FSM	139
		3.5.3.3	FIFO receive operation in SM	139
		3.5.3.4	FIFO receive operation in CSM and FSM	140
	3.5.4	Subchan	nel example for SM	140
	3.5.5	Subchan	nel example for CSM	145
FIF	() handl	ing and F	IDLC controller	153
4.1		0		154
4.2				154
4.3				155
4.4		-		156
4.5				158
	4.5.1	•	ransmit FIFOs	158
	4.5.2		ic D-channel frame repetition	
	4.5.3		ll condition in HDLC transmit HFC-channels	159
	4.5.4		eceive FIFOs	160
			· · · · · · · · · · · · · · · · · · ·	

4

ologne



		4.5.5	FIFO full condition in HDLC receive HFC-channels	161
		4.5.6	Transparent mode of HFC-4S/8S	161
		4.5.7	Reading $F$ - and $Z$ -counters	162
		4.5.8	FIFO loop	162
	4.6	Registe	er description	163
		4.6.1	Write only registers	163
		4.6.2	Read only registers	173
		4.6.3	Read/write registers	177
_	с/т:	4 6		170
5		nterfac		<b>179</b>
	5.1		ew	
	5.2		structure	
	5.3			183
	5.4		ame structure	
	5.5		5	184
	5.6		nachine	
	5.7	•		189
		5.7.1	5	189
	5.8			195
	5.9		al circuitries	
		5.9.1	External receive circuitry	
		5.9.2	External transmit circuitry	
		5.9.3		201
	5.10	-	er description	202
				202
		5.10.2	Read only registers	211
6	PCM	l interfa	ace	215
	6.1	PCM in	nterface function	217
	6.2	PCM d	ata flow	217
	6.3	PCM in	nitialization	219
	6.4	PCM ti	ming	219
		6.4.1	Master mode	220
		6.4.2	Slave mode	220
	6.5	PCM c	lock synchronization	220
		6.5.1		220
		6.5.2	Manual or automatic synchronization source selection	220
		6.5.3	PLL programming for F0IO generation	226
		6.5.4	Manual PLL adjustment	226



		6.5.5 C2O generation	26
	6.6	External CODECs	27
		6.6.1 CODEC select via enable lines	27
		6.6.2 CODEC select via time slot number	28
	6.7	Register description	30
		6.7.1 Write only registers	30
		6.7.2 Read only registers	41
7	Pulse	e width modulation (PWM) outputs 24	43
	7.1	Overview	14
	7.2	Standard PWM usage	14
	7.3	Alternative PWM usage	14
	7.4	Register description	15
8	Mult	tiparty audio conferences 24	<b>1</b> 7
	8.1	Conference unit description	18
	8.2	Overflow handling	18
	8.3	Conference including the S/T interface	19
	8.4	Conference setup example for CSM	19
	8.5	Register description	54
		8.5.1 Write only registers	54
		8.5.2 Read only registers	56
9	DTN	1F controller 25	57
	9.1	Overview	58
	9.2	DTMF calculation principles	58
	9.3	DTMF controller implementation	59
	9.4	Data flow programming	51
	9.5	Access to DTMF coefficients	51
	9.6	DTMF tone detection	53
	9.7	Register description	54
10	Bit E	Error Rate Test (BERT) 20	57
		BERT functionality	58
		BERT transmitter	58
		BERT receiver	
		Register description	72
		10.4.1 Write only registers	
		10.4.2 Read only registers	

11	Auxi	liary in	terface										275
12	Cloc	k, reset,	interrupt,	, timer and	l watchd	og							277
	12.1	Clock							 	 	 	 . 4	278
		12.1.1	Clock dist	ribution .					 	 	 	 	278
		12.1.2	Clock osci	illator circu	itry				 	 	 	 . 2	278
			12.1.2.1	Frequency	accuracy				 	 	 	 . 4	279
			12.1.2.2	Pierce osci	llator .				 	 	 	 . 4	279
			12.1.2.3	3rd overtor	ne oscilla	tor			 	 	 	 . 4	280
			12.1.2.4	Crystal osc	illator ci	rcuitry			 	 	 	 . 4	280
			12.1.2.5	HFC-4S/8	S cascad	e			 	 	 	 . 4	280
	12.2	Reset							 	 	 	 . 4	281
	12.3	Interrup	ot						 	 	 	 . 4	282
		12.3.1	Common f	features					 	 	 	 . 4	282
		12.3.2	S/T interfa	ice interrup	ot				 	 	 	 . 2	283
		12.3.3	FIFO inter	rupt					 	 •••	 	 . 4	283
		12.3.4	Miscellear	nous interru	ipts				 	 •••	 	 . 4	285
			12.3.4.1	Timer inter	rupt				 	 •••	 	 . 4	285
			12.3.4.2	125 µs inte	rrupt .				 	 •••	 	 . 4	285
			12.3.4.3	DTMF inte	errupt .				 	 •••	 	 . 4	285
			12.3.4.4	External in	terrupt				 	 •••	 	 . 4	285
	12.4	Watchc	og reset .						 	 	 	 . 4	285
	12.5	Registe	r descriptio	on					 	 •••	 	 •	288
		12.5.1	Write only	registers .					 	 	 	 . 4	288
		12.5.2	Read only	registers .					 	 •••	 	 •	292
13	Gene	eral pur	pose I/O p	ins (GPIO	) and in	out pin	s (GP	PI)					303
		-	nd GPI fun		· -			,	 	 	 	 	304
			utput volta	•									304
			GPIO and	-									308
			r descriptio	-									309
			Write only										309
		13.4.2	Read only	registers .					 	 	 	 	313
14	Elect	trical ch	aracteristi	cs									317
15	HFC	4S/8S	package di	mensions									319
Re	feren	ces											321
Lis	st of r	egister a	and bitmap	o abbrevia	tions								323

ologne hin

# **List of Figures**

1.1	HFC-8S block diagram	27
1.2	HFC-4S block diagram	28
1.3	HFC-8S pinout in PCI mode	30
1.4	HFC-8S pinout in ISA PnP mode	31
1.5	HFC-8S pinout in PCMCIA mode	32
1.6	HFC-8S pinout in parallel processor mode	33
1.7	HFC-8S pinout in SPI mode	34
2.1	EEPROM connection circuitry	52
2.2	EE_SCL/EN and EE_SDA connection without EEPROM	52
2.3	PCI configuration registers	56
2.4	PCI access in PCI I/O mapped mode	57
2.5	PCI access in PCI memory mapped mode	57
2.6	PCI connection circuitry	60
2.7	ISA PnP circuitry	66
2.8	PCMCIA circuitry	69
2.9	Read access from 8 bit processors in mode 2 (Motorola) and mode 3 (Intel)	73
2.10	Write access from 8 bit processors in mode 2 (Motorola) and mode 3 (Intel)	75
2.11	Byte/word read access from 16 bit proc. in mode 2 (Motorola) & mode 3 (Intel)	76
2.12	Byte / word write access from 16 bit proc. in mode 2 (Motorola) & mode 3 (Intel) $\therefore$	78
2.13	Byte read access from 8 bit processors in mode 4 (Intel, multiplexed)	80
2.14	Byte write access from 8 bit processors in mode 4 (Intel, multiplexed)	81
2.15	Word read access from 16 bit processors in mode 4 (Intel, multiplexed)	82
2.16	Word write access from 16 bit processors in mode 4 (Intel, multiplexed)	83
2.17	Double word read access from 32 bit processors in mode 4 (Intel, multiplexed)	84
2.18	Double word write access from 32 bit processors in mode 4 (Intel, multiplexed)	86
2.19	8 bit Intel/Motorola processor circuitry example (mode 2)	88
2.20	16 bit Intel processor circuitry example (mode 4, multiplexed)	89
2.21	SPI write transaction $(R/\overline{W} = '0')$ .	91



2.22	SPI read transaction $(R/\overline{W} = '1')$	91
2.23	Split SPI read transaction	91
2.24	Register write access (transaction sequence))	92
2.25	Multiple write access to the same register	92
2.26	Register read access (transaction sequence)	93
2.27	Multiple read access to the same register	93
2.28	SPI connection circuitry	96
3.1	Data flow block diagram	103
3.2	Areas of FIFO oriented, HFC-channel oriented and PCM time slot oriented numbering	105
3.3	The flow controller in transmit operation	107
3.4	The flow controller in receive FIFO operation	108
3.5	Overview of the assigner programming	112
3.6	SM example	116
3.7	HFC-channel assigner in CSM	121
3.8	CSM example	122
3.9	HFC-channel assigner in FSM	126
3.10	FSM list processing	127
3.11	FSM list programming	128
3.12	FSM example	129
3.13	General structure of the subchannel processor	135
3.14	Location of the subchannel parts A and B in the data flow diagram	135
3.15	Part A of the subchannel processor	137
3.16	Part B of the subchannel processor	139
3.17	SM example with subchannel processor	140
3.18	CSM example with subchannel processor	145
4.1	FIFO organization	158
4.2	FIFO data organization in HDLC mode	159
5.1	Overview of the S/T interface module	182
5.2	Frame structure at reference point S and T	183
5.3	Block diagram of the S/T interface module	190
5.4	Synchronization scenario with TEs connected to unsynchr. central office switches $\ . \ .$	191
5.5	Synchronization registers (detail of Figure 5.4)	191
5.6	Timing example of one transmit and one receive transmission	192
5.7	Data transmission with $f_{FSC_1} > f_{FSC_0}$ (i.e. too fast FSC from unsynchronized TE).	193
5.8	Data transmission with $f_{FSC_1} < f_{FSC_0}$ (i.e. too slow FSC from unsynchronized TE)	194

5.9	External S/T receive circuitry for TE and NT mode	3
5.10	External S/T transmit circuitry for TE and NT mode	)
5.11	External S/T transmit circuitry for NT mode only	)
5.12	VDD_ST voltage generation	)
5.13	Transformer and connector circuitry in TE mode	1
5.14	Transformer and connector circuitry in NT mode	1
6.1	PCM data flow for transmit and receive time slots	
6.2	Global setting for all PCM time slots (detail of Figure 6.1)	
6.3	PCM timing for master mode	
6.4	PCM timing for slave mode	3
6.5	PCM clock synchronization	5
6.6	Example for two CODEC enable signal shapes	7
6.7	Example for two CODEC enable signal shapes with SHAPE0 and SHAPE1 229	)
8.1	Conference example	)
9.1	DTMF controller block diagram	)
10.1	BERT transmitter block diagram	)
10.2	BERT receiver block diagram	)
12.1	Clock distribution	3
12.2	Standard HFC-4S/8S quartz circuitry	)
12.3	Cascade-connected HFC-4S/8S with only one quartz circuitry	)
12.4	Interrupt output	2
12.5	S/T interface interrupt	3
12.6	Enable FIFO interrupt condition with V_FIFO_IRQ	1
12.7	FIFO interrupt	1
12.8	Miscelleanous interrupts	5
	External interrupt block diagram	5
13.1	GPI block diagram	5
	GPIO block diagram (GPIO0 and GPIO1 exemplarily)	
15.1	HFC-4S/8S package dimensions	)

ologne hip



# **List of Tables**

1.1	Pin differences of HFC-8S and HFC-4S	35
2.1	Overview of the HFC-4S/8S bus interface registers	49
2.2	Access types	50
2.3	Overview of common bus interface pins	51
2.4	SRAM start address	51
2.5	Overview of the PCI interface pins	54
2.6	PCI command types	55
2.7	PCI configuration registers	57
2.8	Overview of the ISA PnP interface pins	61
2.9	ISA address decoding	61
2.10	ISA Plug and Play registers	62
2.11	Overview of the PCMCIA interface pins	67
2.12	PCMCIA registers	68
2.13	Overview of the parallel processor interface pins in mode 2 and 3	70
2.14	Overview of the parallel processor interface pins in mode 4	70
2.15	Pins and signal names in the parallel processor interface modes	71
2.16	Overview of read and write accesses of the parallel processor interface	72
2.17	Timing diagrams of the parallel processor interface	72
2.18	Data access width in mode 2 and 3	76
2.19	Symbols of read accesses in Figures 2.9 and 2.11	77
2.20	Symbols of write accesses in Figures 2.10 and 2.12	79
2.21	Data access width in mode 4	84
2.22	Symbols of read accesses in Figures 2.13, 2.15 and 2.17	85
2.23	Symbols of write accesses in Figures 2.14, 2.16 and 2.18	87
2.24	Overview of the SPI interface pins	90
2.25	SPI transaction matrix	90
3.1	Flow controller connectivity	109
3.2	V_DATA_FLOW programming values for bidirectional connections	109



3.3	S/T interface assigner	111
3.4	Index registers of the FIFO array registers (sorted by address)	114
3.5	List specification of the example in Figure 3.12	130
3.6	Subchannel processing according to Figure 3.17 (SM $\bullet$ TX, transparent mode)	142
3.7	Subchannel processing according to Figure 3.17 (SM $\bullet$ RX, transparent mode)	142
3.8	Subchannel processing according to Figure 3.17 (SM <b>2</b> TX, HDLC mode)	144
3.9	Subchannel processing according to Figure 3.17 (SM <b>2</b> RX, HDLC mode)	144
3.10	Subchannel processing according to Figure 3.18 (CSM $\bullet$ TX, transparent mode)	147
3.11	Subchannel processing according to Figure 3.18 (CSM $①$ RX, transparent mode)	148
3.12	Subchannel processing according to Figure 3.18 (CSM <b>2</b> TX, HDLC mode)	151
3.13	Subchannel processing according to Figure 3.18 (CSM <b>2</b> RX, HDLC mode)	151
4 1		1.50
4.1	Overview of the HFC-4S/8S FIFO registers	
4.2	<b>F</b> -counter range with different RAM sizes	
4.3	FIFO size setup	157
5.1	Overview of the S/T interface registers	179
5.2	Overview of the S/T interface pins (interfaces #47, HFC-8S only)	180
5.3	Overview of the S/T interface pins (interfaces #03, HFC-4S and HFC-8S)	181
5.4	Legend for Figure 5.2	183
5.5	Multiframe structure of the Q- and S-bits	185
5.6	S/T interface activation / deactivation layer 1 matrix for NT mode	187
5.7	S/T interface activation / deactivation layer 1 matrix for TE mode	188
5.8	Symbols of Figures 5.6	189
5.9	S/T transformer part numbers and manufacturers	195
6.1	Overview of the HFC-4S/8S PCM interface registers	
6.2	Overview of the HFC-4S/8S PCM pins	
6.3	PCM master mode	
6.4	PCM data flow programming	
6.5	Symbols of PCM timing for master mode in Figure 6.3	
6.6	Symbols of PCM timing for slave mode in Figure 6.4	224
7.1	Overview of the HFC-4S/8S PWM pins	243
7.2	Overview of the HFC-4S/8S PWM registers	243
	-	
8.1	Overview of the HFC-4S/8S conference registers	
8.2	Conference example specification	249
9.1	Overview of the HFC-4S/8S DTMF registers	257

#### HFC-4S HFC-8S

9.2	DTMF tones on a 16-key keypad	258
9.3	16-bit <i>K</i> factors for the DTMF calculation	259
9.4	Memory address calculation for DTMF coefficients related to equation (9.3)	262
10.1	Overview of the HFC-4S/8S BERT registers	267
12.1	Overview of the HFC-4S/8S clock pins	277
12.2	Overview of the HFC-4S/8S reset, timer and watchdog registers	277
12.3	Quartz selection and clock configuration settings	279
12.4	HFC-4S/8S reset groups	281
13.1	Overview of the HFC-4S/8S general purpose I/O registers	303
13.2	GPI pins of HFC-4S/8S	306
13.3	GPIO pins of HFC-4S/8S	306

ologne



# **List of Registers**

### Please note !

Register addresses are assigned independently for write and read access; i.e. in many cases there are different registers for write and read access with the same address. Only registers with the same meaning and bitmap structure in both write and read directions are declared to be read/write.

It is important to distinguish between *registers*, *array registers* and *multi-registers*.

- Array registers have multiple instances and are indexed by a number. This index is either the FIFO number (R\_FIFO with 13 indexed registers), the PCM time slot number (R\_SLOT with 2 indexed registers) or the S/T interface number (R\_ST\_SEL with 15 indexed registers). Array registers have equal name, bitmap structure and meaning for every instance.
- Multi-registers have multiple instances, too, but they are selected by a bitmap value. With this value, different registers can be selected with the same address. Multi-register addresses are 0x15 (14 instances selected by R\_PCM\_MD0) and 0x0F (2 instances selected by R\_FIFO\_MD) for HFC-4S/8S. <u>Multi-registers have different names, bitmap structure and meaning for each instance.</u>

The first letter of array register names is 'A\_ ...' whereas all other registers begin with 'R\_ ...'. The index of array registers and multi-registers has to be specified in the appropriate register.

## **Registers sorted by name**

## Please note !

See explanation of register types on page 17.

#### Write only registers:

Address	Name	Reset group	Page
0xF4	A_CH_MSK[FIFO]	0, 1	167
0xFC	A_CHANNEL[FIFO]	0, 1	171
0xFA	A_CON_HDLC[FIFO]	0, 1	168
0xD1	A_CONF[SLOT]	-	255
0x84	A_FIFO_DATA0_NOINC[F	TFO]	166
0x84	A_FIFO_DATA1_NOINC[F	TFO]	166
0x84	A_FIFO_DATA2_NOINC[F	TFO]	166
0xFD	A_FIFO_SEQ[FIFO]	0, 1	172
0x0E	A_INC_RES_FIFO[FIFO]	-	164
0xFF	A_IRQ_MSK[FIFO]	0, 1	291
0xD0	A_SL_CFG[SLOT]	0, 3	240
0x3C	A_ST_B1_TX[S/T]	0, 1, 3	209
0x3D	$A_ST_B2_TX[S/T]$	0, 1, 3	210
0x37	A_ST_CLK_DLY[S/T]	-	209
0x31	A_ST_CTRL0[S/T]	0, 1, 3	206
0x32	A_ST_CTRL1[S/T]	0, 1, 3	207
0x33	A_ST_CTRL2[S/T]	0, 1, 3	208
0x3E	$A_ST_D_TX[S/T]$	0, 1, 3	210
0x34	$A_ST_SQ_WR[S/T]$	0, 1, 3	208
0x30	$A\_ST\_WR\_STA[S/T]$	0, 1, 3	205
0xFB	A_SUBCH_CFG[FIFO]	0, 1	170
0x1B	R_BERT_WD_MD	0, 1	272
0x02	R_BRG_PCM_CFG	Η	288
0x00	R_CIRM	Η	97
0x18	R_CONF_EN	0, 2	254
0x01	R_CTRL	Η	98
0x1D	R_DTMF_N	0	265
0x1C	R_DTMF	0	264
0x0D	R_FIFO_MD	Н	163
0x0F	R_FIFO	0, 1	165
0x0B	R_FIRST_FIFO	0, 1	163
0x0F	R_FSM_IDX	0, 1	165
0x42	R_GPIO_EN0	0	310
0x43	R_GPIO_EN1	0	311
0x40	R_GPIO_OUT0	0	309
0x41	R_GPIO_OUT1	0	310
0x44	R_GPIO_SEL	0	312
0x13	R_IRQ_CTRL	0	289
0x11	R_IRQMSK_MISC	Н	289
0x14	R_PCM_MD0	0, 2	231
0x15	R_PCM_MD1	0, 2	237
0x15	R_PCM_MD2	0, 2	238
0x46	R_PWM_MD	0	246

Address	Name	Reset group	Page
0x38	R_PWM0	0, 1, 3	245
0x39	R_PWM1	0, 1, 3	245
0x08	R_RAM_ADDR0	0	99
0x09	R_RAM_ADDR1	0	99
0x0A	R_RAM_ADDR2	0	99
0x0C	R_RAM_MISC	Η	100
0x12	R_SCI_MSK	0, 3	202
0x15	R_SH0H	0, 2	239
0x15	R_SH0L	0, 2	239
0x15	R_SH1H	0, 2	240
0x15	R_SH1L	0, 2	239
0x15	R_SL_SEL0	0, 2	232
0x15	R_SL_SEL1	0, 2	233
0x15	R_SL_SEL2	0, 2	233
0x15	R_SL_SEL3	0, 2	234
0x15	R_SL_SEL4	0, 2	234
0x15	R_SL_SEL5	0, 2	235
0x15	R_SL_SEL6	0, 2	235
0x15	R_SL_SEL7	0, 2	236
0x10	R_SLOT	0, 2	230
0x16	R_ST_SEL	0, 3	203
0x17	R_ST_SYNC	0, 3	204
0x1A	R_TI_WD	0, 1	290

### Read only registers:

Address	Name	Reset group	Page
0x0C	A_F1[FIFO]	0, 1	175
0x0C	A_F12[FIFO]	0, 1	175
0x0D	A_F2[FIFO]	0, 1	176
0x3C	A_ST_B1_RX[S/T]	0, 3	213
0x3D	A_ST_B2_RX[S/T]	0, 3	213
0x3E	A_ST_D_RX[S/T]	0, 3	213
0x3F	$A\_ST\_E\_RX[S/T]$	0, 3	214
0x30	A_ST_RD_STA[S/T]	0, 3	212
0x34	A_ST_SQ_RD[S/T]	0, 3	212
0x04	A_Z1[FIFO]	0, 1	173
0x04	A_Z12[FIFO]	0, 1	173
0x05	A_Z1H[FIFO]	0, 1	174
0x04	A_Z1L[FIFO]	0, 1	173
0x06	A_Z2[FIFO]	0, 1	174
0x07	A_Z2H[FIFO]	0, 1	175

#### HFC-4S HFC-8S

Address	Name	Reset group	Page	
0x06	A_Z2L[FIFO]	0, 1	174	
0x1B	R_BERT_ECH	0, 1	274	
0x1A	R_BERT_ECL	0, 1	273	
0x17	R_BERT_STA	0, 1	273	
0x16	R_CHIP_ID	Н	101	
0x1F	R_CHIP_RV	Η	101	
0x14	R_CONF_OFLOW	0, 1	256	
0x19	R_F0_CNTH	0, 1	241	
0x18	R_F0_CNTL	0, 1	241	
0x44	R_GPI_IN0		314	
0x45	R_GPI_IN1		314	
0x46	R_GPI_IN2		315	
0x47	R_GPI_IN3		315	
0x40	R_GPIO_IN0		313	
0x41	R_GPIO_IN1		313	
0x88	R_INT_DATA	-	176	
0xC8	R_IRQ_FIFO_BL0	0, 1	295	
0xC9	R_IRQ_FIFO_BL1	0, 1	296	
0xCA	R_IRQ_FIFO_BL2	0, 1	297	
0xCB	R_IRQ_FIFO_BL3	0, 1	298	
0xCC	R_IRQ_FIFO_BL4	0, 1	299	
0xCD	R_IRQ_FIFO_BL5	0, 1	300	
0xCE	R_IRQ_FIFO_BL6	0, 1	301	
0xCF	R_IRQ_FIFO_BL7	0, 1	302	
0x11	R_IRQ_MISC	0, 1	293	
0x10	R_IRQ_OVIEW	0, 1	292	
0x15	<b>R_RAM_USE</b> 0, 1			
0x12	R_SCI	0, 1	211	
0x1C	R_STATUS	-	294	

### Read/Write registers:

Address	Name	Reset group	Page
0x80	A_FIFO_DATA0[FIFO]	_	177
0x80	A_FIFO_DATA1[FIFO]	_	177
0x80	A_FIFO_DATA2[FIFO]	_	177
0xC0	R_RAM_DATA	_	102

**Note:** Reset group 0 = soft reset, 1 = HFC reset, 2 = PCM reset, 3 = line interface reset, H = hard-ware reset. See Table 12.4 on page 281 for 'Reset group' explanation.



## **Registers sorted by address**

# Please note !

See explanation of register types on page 17.

#### Write only registers:

Address	Name	Reset group	Page
0x00	R_CIRM	Н	97
0x01	R_CTRL	Н	98
0x02	R_BRG_PCM_CFG	Н	288
0x08	R_RAM_ADDR0	0	99
0x09	R_RAM_ADDR1	0	99
0x0A	R_RAM_ADDR2	0	99
0x0B	R_FIRST_FIFO	0, 1	163
0x0C	R_RAM_MISC	Н	100
0x0D	R_FIFO_MD	Н	163
0x0E	A_INC_RES_FIFO[FIFO]	_	164
0x0F	R_FSM_IDX	0, 1	165
0x0F	R_FIFO	0, 1	165
0x10	R_SLOT	0, 2	230
0x11	R_IRQMSK_MISC	Н	289
0x12	R_SCI_MSK	0, 3	202
0x13	R_IRQ_CTRL	0	289
0x14	R_PCM_MD0	0, 2	231
0x15	R_PCM_MD1	0, 2	237
0x15	R_PCM_MD2	0, 2	238
0x15	R_SH0H	0, 2	239
0x15	R_SH1H	0, 2	240
0x15	R_SH0L	0, 2	239
0x15	R_SH1L	0, 2	239
0x15	R_SL_SEL0	0, 2	232
0x15	R_SL_SEL1	0, 2	233
0x15	R_SL_SEL2	0, 2	233
0x15	R_SL_SEL3	0, 2	234
0x15	R_SL_SEL4	0, 2	234
0x15	R_SL_SEL5	0, 2	235
0x15	R_SL_SEL6	0, 2	235
0x15	R_SL_SEL7	0, 2	236
0x16	R_ST_SEL	0, 3	203
0x17	R_ST_SYNC	0, 3	204
0x18	R_CONF_EN	0, 2	254
0x1A	R_TI_WD	0, 1	290
0x1B	R_BERT_WD_MD	0, 1	272
0x1C	R_DTMF	0	264
0x1D	R_DTMF_N	0	265
0x30	A_ST_WR_STA[S/T]	0, 1, 3	205
0x31	A_ST_CTRL0[S/T]	0, 1, 3	206
0x32	A_ST_CTRL1[S/T]	0, 1, 3	207
0x33	A_ST_CTRL2[S/T]	0, 1, 3	208
0x34	A_ST_SQ_WR[S/T]	0, 1, 3	208

Address	Name	Reset group	Page
0x37	A_ST_CLK_DLY[S/T]	_	209
0x38	R_PWM0	0, 1, 3	245
0x39	R_PWM1	0, 1, 3	245
0x3C	A_ST_B1_TX[S/T]	0, 1, 3	209
0x3D	A_ST_B2_TX[S/T]	0, 1, 3	210
0x3E	A_ST_D_TX[S/T]	0, 1, 3	210
0x40	R_GPIO_OUT0	0	309
0x41	R_GPIO_OUT1	0	310
0x42	R_GPIO_EN0	0	310
0x43	R_GPIO_EN1	0	311
0x44	R_GPIO_SEL	0	312
0x46	R_PWM_MD	0	246
0x84	A_FIFO_DATA2_NOINC[	166	
0x84	A_FIFO_DATA0_NOINC[FIFO]		
0x84	A_FIFO_DATA1_NOINC[	FIFO]	166
0xD0	A_SL_CFG[SLOT]	0, 3	240
0xD1	A_CONF[SLOT]	_	255
0xF4	A_CH_MSK[FIFO]	0, 1	167
0xFA	A_CON_HDLC[FIFO]	0, 1	168
0xFB	A_SUBCH_CFG[FIFO]	0, 1	170
0xFC	A_CHANNEL[FIFO]	0, 1	171
0xFD	A_FIFO_SEQ[FIFO]	0, 1	172
0xFF	A_IRQ_MSK[FIFO]	0, 1	291

### Read only registers:

Address	Name	Reset group	Page
0x04	A_Z12[FIFO]	0, 1	173
0x04	A_Z1L[FIFO]	0, 1	173
0x04	A_Z1[FIFO]	0, 1	173
0x05	A_Z1H[FIFO]	0, 1	174
0x06	A_Z2L[FIFO]	0, 1	174
0x06	A_Z2[FIFO]	0, 1	174
0x07	A_Z2H[FIFO]	0, 1	175
0x0C	A_F1[FIFO]	0, 1	175
0x0C	A_F12[FIFO]	0, 1	175
0x0D	A_F2[FIFO]	0, 1	176
0x10	R_IRQ_OVIEW	0, 1	292
0x11	R_IRQ_MISC	0, 1	293
0x12	R_SCI	0, 1	211
0x14	R_CONF_OFLOW	0, 1	256
0x15	R_RAM_USE	0, 1	101

#### HFC-4S HFC-8S

Address	Name	Reset group	Page
0x16	R_CHIP_ID	Н	101
0x17	R_BERT_STA	0, 1	273
0x18	R_F0_CNTL	0, 1	241
0x19	R_F0_CNTH	0, 1	241
0x1A	R_BERT_ECL	0, 1	273
0x1B	R_BERT_ECH	0, 1	274
0x1C	R_STATUS	_	294
0x1F	R_CHIP_RV	Н	101
0x30	A_ST_RD_STA[S/T]	0, 3	212
0x34	A_ST_SQ_RD[S/T]	0, 3	212
0x3C	A_ST_B1_RX[S/T]	0, 3	213
0x3D	A_ST_B2_RX[S/T]	0, 3	213
0x3E	A_ST_D_RX[S/T]	0, 3	213
0x3F	A_ST_E_RX[S/T]	0, 3	214
0x40	R_GPIO_IN0		313
0x41	R_GPIO_IN1		313
0x44	R_GPI_IN0		314
0x45	R_GPI_IN1		314
0x46	R_GPI_IN2		315
0x47	R_GPI_IN3		315
0x88	R_INT_DATA	_	176
0xC8	R_IRQ_FIFO_BL0	0, 1	295
0xC9	R_IRQ_FIFO_BL1	0, 1	296
0xCA	R_IRQ_FIFO_BL2	0, 1	297
0xCB	R_IRQ_FIFO_BL3	0, 1	298
0xCC	R_IRQ_FIFO_BL4	0, 1	299
0xCD	R_IRQ_FIFO_BL5	0, 1	300
0xCE	R_IRQ_FIFO_BL6	0, 1	301
0xCF	R_IRQ_FIFO_BL7	0, 1	302

### Read/Write registers:

Address	Name	Reset group	Page
0x80	A_FIFO_DATA2[FIFO]	_	177
0x80	A_FIFO_DATA0[FIFO]	_	177
0x80	A_FIFO_DATA1[FIFO]	_	177
0xC0	R_RAM_DATA	_	102

**Note:** Reset group 0 = soft reset, 1 = HFC reset, 2 = PCM reset, 3 = line interface reset, H = hard-ware reset. See Table 12.4 on page 281 for 'Reset group' explanation.

logne



# About this data sheet and Cologne Chip technical support

This data sheet covers all the features of HFC-4S/8S. The reader who absorbs the information in this data sheet will gain a deep and broad understanding of the HFC-4S and HFC-8S microchips.

However, the hurried reader needs not to read the complete data sheet. Every chapter comprises just one topic. What's not needed in the focus of a target application can be skipped over while reading this data sheet.

#### Organization of this data sheet

Chapters start with a short overview. They typically contain both the electrical description and the programming features of the corresponding subject. Finally, chapters end with a register description.

Links between chapters are mentioned in the text.

#### **Development tools**

Driver software plays an important role in all ISDN projects. For this reason we offer more than the hardware:

- An evaluation board of HFC-4S/8S is available. This can be used in a common PC environment (using PCI bus), e.g.
- A demo layer 1 driver as source code is available.
- There are also header files with all registers and their bitmaps available for programming language C. Please ask the Cologne Chip support team for more information and file delivery.

#### Visit our web site

Our web site (http://www.colognechip.com) contains a download area for all Cologne Chip data sheets. Additional information is given concerning transformers, drivers etc. on the website, too.

By having broad knowledge about ISDN applications, Cologne Chip supports any project individually. Please contact our support team.



#### **Chapter overview**

- **Chapter "General description"** (1) begins with an overview to HFC-4S/8S, especially general block diagrams and a feature list. Pinout diagrams for the different processor interfaces and a detailed list of all pins complete this chapter.
- **Chapter "Universal external bus interface"** (2): HFC-4S/8S supports several processor interfaces which are explained in this chapter. This includes signal and timing characteristics as well as register access and typical connection circuitries. (*Separated inferface modes, read only the section which deals with the interface mode of your interest, prerequisite knowledge of the chosen interface mode is strongly recommended.*)
- **Chapter "HFC-4S/8S data flow"** (3) starts with the data processing explanation. This chapter deals with the data flow concept which connects all the data interfaces that are explained in the following chapters. (*It is recommended to have at least a basic comprehension to this topic, as it connects several important parts of HFC-4S/8S.*)
- **Chapter "FIFO handling and HDLC controller"** (4) covers the host side of the data flow. This includes both the HDLC controller and the FIFOs. (Should be read, because FIFOs and the HDLC controller is typically used in every application.)
- **Chapter "S/T interface"** (5): HFC-4S/8S has several S/T line interfaces. This chapter explains the data structures, clock synchronization and external circuitries. (*The most important interfaces, should be read, prerequisite knowledge of ISDN protocol is strongly recommended.*)
- **Chapter "PCM interface"** (6): The last interface which deals with the data flow described in chapter 3 is the PCM interface. Beneath other, an important topic of this chapter are synchronization features of HFC-4S/8S. (*Read only when used, but don't skip the overview in this chapter even if the PCM interface is not used!*)
- **Chapter "Pulse width modulation (PWM) outputs"** (7): This chapter can be skipped if the PWM interface is not used.
- **Chapter "Multiparty audio conferences"** (8): This chapter can be skipped if the multiparty audio conference is not used.
- Chapter "DTMF controller" (9): This chapter can be skipped if the DTMF controller is not used.
- **Chapter "Bit Error Rate Test (BERT)"** (10): This chapter can be skipped if the BERT functionality is not used.
- **Chapter "Clock, reset, interrupt, timer and watchdog"** (12) explains clock generation and distribution, reset functions and interrupt capabilities. (*Must be read.*)
- Chapter "General purpose I/O pins (GPIO) and input pins (GPI)" (13): This chapter can be skipped if no GPIO or GPI pins are used.
- **Chapter "Electrical characteristics"** (14): Some information about the electrical characteristics of HFC-4S/8S are given in this chapter. (*Information for hardware design.*)
- **Chapter "HFC-4S/8S package dimensions"** (15) shows the HFC-4S/8S package dimensions. (*In- formation for hardware design.*)



#### General remarks to notations


- 1. The decimal point is written as a point (e.g. 1.23). Thousands separators are written with thin space.
- 2. Numerical values have different notations for various number systems; e.g. the hexadecimal value 0xC9 is '11001001' in binary and 201 in decimal notation.
- 3. The prefix 'kilo' is written k for the meaning of 1000 and it is written K for the meaning of 1024.
- 4. The first letter of register names indicates the type: 'R\_...' is a register or multi-register, while 'A\_...' is an array register.






# Chapter 1

# **General description**







### **1.1** System overview

HFC-4S and HFC-8S are ISDN S/T HDLC Basic Rate Interface controllers for all kinds of BRI equipment, such as

- High performance ISDN PC cards
- ISDN multi-BRI terminal adapters
- ISDN PABX for BRI
- VoIP gateways / VoIP routers
- Integrated Access Devices (IAD)
- ISDN LAN routers for BRI
- ISDN least cost routers for BRI
- ISDN test equipment for BRI

The integrated universal bus interface of HFC-4S/8S can be configured to PCI, ISA Plug and Play, PCMCIA, parallel microprocessor interface or SPI. A PCM128 / PCM64 / PCM30 interface for CODEC or inter chip connection is also integrated. The very deep FIFOs of HFC-4S/8S are realized with an internal or external SRAM.




Figure 1.2: HFC-4S block diagram



### **1.2 Features**

#### Line interfaces

- **HFC-4S:** 4 integrated S/T interfaces
- **HFC-8S:** 8 integrated S/T interfaces
- ITU-T I.430 and TBR 3 conform S/T ISDN support in TE[3] and NT mode [3, 2]

#### HDLC controller and FIFO controller

- HDLC controller with support for 8 B- and 4 D-channels (HFC-4S) or 16 B- and 8 D-channels (HFC-8S)
- Transparent mode and data rate independently selectable for all FIFOs
- Up to 32 FIFOs for transmit and receive data each, FIFO sizes configurable
- Maximum 31 HDLC frames (with 128 KByte or 512 KByte external RAM) or 15 HDLC frames (with 32 KByte build-in RAM) per FIFO
- B- and D-channels can be combined for higher data rate to 128 kBit/s (2B) or 144 kBit/s (2B+D) per line interface
- Bit Error Rate Test (BERT) with transmitter and receiver
- Programmable data flow to connect FIFOs, line interfaces and PCM time slots with each other

#### **PCM interface**

- PCM128 / PCM64 / PCM30 interface configurable to MST (MVIP)<sup>1</sup> or Siemens IOM<sup>TM</sup>-2 and Motorola GCI (no monitor and C/I-channel support) for interchip connection or external CODECs
- Programmable PCM time slot assigner for 32 channels in transmit and receive direction each (switch matrix for PCM)
- H.100 data rate supported

#### **Special telecommunication features**

- Multiparty audio conferences switchable
- DTMF detection on all B-channels

#### Microprocessor bus interface

- Integrated PCI bus interface (Spec. 2.2) for 3.3 V and 5 V signal environment
- Integrated ISA Plug and Play interface with buffers for ISA-databus
- Integrated PCMCIA interface
- Parallel microprocessor interface compatible to Motorola bus and Siemens / Intel bus
- Serial processor interface (SPI)

#### Miscelleanous features

- Interrupt controller
- Timer and watchdog with interrupt capability
- Two general purpose pulse width modulators (PWM) with dedicated output pins

#### **Technology features**

- Single 3.3 V power supply
- CMOS 3.3 V technology, 5 V tolerant on nearly all inputs
- MQFP 208 package
- RoHS compliant (week code dated later than 19-2004)

<sup>&</sup>lt;sup>1</sup>Mitel Serial Telecom bus



### **1.3** Pin description

#### 1.3.1 Pinout diagram




Figure 1.3: HFC-8S pinout in PCI mode






Figure 1.4: HFC-8S pinout in ISA PnP mode

Cologne Chip




Figure 1.5: HFC-8S pinout in PCMCIA mode






Figure 1.6: HFC-8S pinout in parallel processor mode

Cologne Chip




Figure 1.7: HFC-8S pinout in SPI mode



#### **1.3.2** Differences between HFC-4S and HFC-8S

HFC-4S and HFC-8S differ only in the number of S/T interfaces. Table 1.1 shows all pins which are different between the two chips. Some of the listed pins have a secondary function. This is implemented for both chips and must be enabled in register R\_GPIO\_SEL.

 $T_A4 ... T_A7$  and  $T_B4 ... T_B7$  may output signals even in NC mode. The input pins marked with 'NC\*' in Table 1.1 should be connected to ground if they are not used as GPI function.

## Please note !

HFC-4S and HFC-8S are pin compatible except for S/T interface pins listed in Table 1.1.

Pin	normal	/	secondary	normal	/	secondary
	function	ı of	HFC-8S	function	on of	HFC-4S
124	R_A7	/	GPI31	NC*	/	GPI31
125	LEV_A7	/	GPI30	NC*	/	GPI30
126	LEV_B7	/	GPI29	NC*	/	GPI29
127	R_B7	/	GPI28	NC*	/	GPI28
128	ADJ_LEV7	/	_	NC	/	_
130	T_A7	/	GPIO15	NC	/	GPIO15
131	T_B7	/	GPIO14	NC	/	GPIO14
132	T_B6	/	GPIO13	NC	/	GPIO13
133	T_A6	/	GPIO12	NC	/	GPIO12
135	ADJ_LEV6	/	_	NC	/	_
136	R_B6	/	GPI27	NC*	/	GPI27
137	LEV_B6	/	GPI26	NC*	/	GPI26
138	LEV_A6	/	GPI25	NC*	/	GPI25
139	R_A6	/	GPI24	NC*	/	GPI24
142	R_A5	/	GPI23	NC*	/	GPI23
143	LEV_A5	/	GPI22	NC*	/	GPI22
144	LEV_B5	/	GPI21	NC*	/	GPI21
145	R_B5	/	GPI20	NC*	/	_
146	ADJ_LEV5	/	_	NC	/	_
148	T_A5	/	GPIO11	NC	/	GPIO11
149	T_B5	/	GPIO10	NC	/	GPIO10
150	T_B4	/	GPIO9	NC	/	GPIO9
151	T_A4	/	GPIO8	NC	/	GPIO8
153	ADJ_LEV4	/	_	NC	/	_
154	R_B4	/	GPI19	NC*	/	GPI19
155	LEV_B4	/	GPI18	NC*	/	GPI18
156	LEV_A4	/	GPI17	NC*	/	GPI17
157	R_A4	/	GPI16	NC*	/	GPI16



#### 1.3.3 Pin list

# Important !

The following list contains all HFC-8S pins. See page 35 for differences to HFC-4S pinning!

Pin	Interface	Name	I/O	Description	$U_{in}/V$	I <sub>out</sub> / mA
Universal bus interface						
1	PCI	AD27	ΙΟ	Address/Data bit 27	LVCMOS	8
	ISA PnP	SA11	Ι	Address bit 11	LVCMOS	
	Processor	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
2	PCI	AD26	ΙΟ	Address/Data bit 26	LVCMOS	8
	ISA PnP	SA10	Ι	Address bit 10	LVCMOS	
	Processor	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
3	PCI	AD25	ΙΟ	Address/Data bit 25	LVCMOS	8
	ISA PnP	SA9	Ι	Address bit 9	LVCMOS	
	Processor	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
4	PCI	AD24	ΙΟ	Address/Data bit 24	LVCMOS	8
	ISA PnP	SA8	Ι	Address bit 8	LVCMOS	
	Processor	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
5		GND		Ground		
6	PCI	C/BE3#	Ι	Bus command and Byte Enable 3	LVCMOS	
	ISA PnP	VDDB	т	+3.3 V power supply		
	Processor SPI	/BE3 VDDB	Ι	Byte Enable 3 +3.3 V power supply	LVCMOS	
7	PCI	IDSEL	Ι	Initialisation Device Select	LVCMOS	
	ISA PnP	GNDB	Ι	Ground	LVCMOS	
	Processor	GNDB	Ι	Ground	LVCMOS	
	SPI	GNDB	Ι	Ground	LVCMOS	
8	PCI	AD23	ΙΟ	Address/Data bit 23	LVCMOS	8
	ISA PnP	SA7	Ι	Address bit 7	LVCMOS	
	Processor	A7	Ι	Address bit 7	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
(continued on part page)						

(continued on next page)



				(c	ontinued from prev	vious page)
Pin	Interface	Name	I/O	Description	$U_{in}/V$	I <sub>out</sub> / mA
9	PCI	AD22	IO	Address/Data bit 22	LVCMOS	8
	ISA PnP	SA6	Ι	Address bit 6	LVCMOS	
	Processor	A6	Ι	Address bit 6	LVCMOS	
_	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
10	PCI	AD21	IO	Address/Data bit 21	LVCMOS	8
	ISA PnP	SA5	Ι	Address bit 5	LVCMOS	
	Processor	A5	Ι	Address bit 5	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
11	PCI	AD20	IO	Address/Data bit 20	LVCMOS	8
	ISA PnP	SA4	Ι	Address bit 4	LVCMOS	
	Processor	A4	Ι	Address bit 4	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
12		VDD		+3.3 V power supply		
13		GND		Ground		
14	PCI	AD19	IO	Address/Data bit 19	LVCMOS	8
	ISA PnP	SA3	Ι	Address bit 3	LVCMOS	
	Processor	A3	I	Address bit 3	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
15	PCI	AD18	ΙΟ	Address/Data bit 18	LVCMOS	8
	ISA PnP	SA2	Ι	Address bit 2	LVCMOS	
	Processor	A2	I	Address bit 2	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
16	PCI	AD17	ΙΟ	Address/Data bit 17	LVCMOS	8
	ISA PnP	SA1	I	Address bit 1	LVCMOS	
	Processor	A1	I	Address bit 1	LVCMOS	
_	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
17	PCI	AD16	IO	Address/Data bit 16	LVCMOS	8
	ISA PnP	SA0	Ι	Address bit 0	LVCMOS	
	Processor	A0	Ι	Address bit 0	LVCMOS	
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
18	PCI	C/BE2#	Ι	Bus command and Byte Enable 2	LVCMOS	
	ISA PnP	/IOIS16	Ood	16 bit access enable		8
	Processor	/BE2	Ι	Byte Enable 2	LVCMOS	
	SPI	FL1	Ι	Fixed level (high), connect to power supply via ext. pull-up	LVCMOS	
19		GND		Ground		
20	PCI	FRAME#	Ι	Cycle Frame	LVCMOS	
	ISA PnP	/AEN	Ι	Address Enable	LVCMOS	
	Processor	/CS	Ι	Chip Select	LVCMOS	
	SPI	VDDB		+3.3 V power supply		
					(continued on	next nage



(continued from previous page) Pin Interface Name I/O Description  $U_{in}/V$ Iout / mA 21 IRDY# I PCI Initiator Ready **LVCMOS** ISA PnP /IOR I Read Enable **LVCMOS** /IOR I Read Enable **LVCMOS** Processor SPI VDDB +3.3 V power supply 22 PCI TRDY# 0 8 Target Ready ISA PnP /IOW Ι Write Enable **LVCMOS** Processor /IOW I Write Enable **LVCMOS** Ι SPI FL1 Fixed level (high), connect to **LVCMOS** power supply via ext. pull-up 23 PCI 0 8 DEVSEL# **Device Select** ISA PnP FL0 I Fixed level (low), connect to **LVCMOS** ground via ext. pull-down 8 Processor /WD Ood Watch Dog Output SPI FL0 Fixed level (low), connect to **LVCMOS** I ground via ext. pull-down PCI 24 STOP# 0 Stop 8 ISA PnP FL0 Ι Fixed level (low), connect to LVCMOS ground via ext. pull-down ALE I **LVCMOS** Processor Address Latch Enable SPI FL0 Ι Fixed level (low), connect to LVCMOS ground via ext. pull-down 25 IO 8 PCI PERR# Parity Error LVCMOS ISA PnP **Bus Direction** 8 /BUSDIR 0 Processor /BUSDIR 0 **Bus Direction** 8 SPI NC 26 PCI SERR# 8 Ood System Error ISA PnP NC Processor NC SPI NC 27 PCI PAR ΙΟ Parity Bit **LVCMOS** 8 ISA PnP FL0 I Fixed level (low), connect to LVCMOS ground via ext. pull-down Processor FL0 Ι Fixed level (low), connect to LVCMOS ground via ext. pull-down SPI FL0 Ι Fixed level (low), connect to **LVCMOS** ground via ext. pull-down 28 VDD +3.3 V power supply 29 GND Ground 30 PCI Ι C/BE1# Bus command and Byte Enable 1 LVCMOS ISA PnP I High byte enable /SBHE LVCMOS I Byte Enable 1 Processor /BE1 **LVCMOS** SPI VDDB +3.3 V power supply 31 PCI AD15 ΙΟ Address/Data bit 15 **LVCMOS** 8 ISA PnP Ю SD15 ISA Data Bus Bit 15 **LVCMOS** 8 Processor D15 IO Data bit 15 **LVCMOS** 8 Fixed level (low), connect to SPI FL0 Ι **LVCMOS** ground via ext. pull-down



				(coi	ntinued from prev	vious page)
Pin	Interface	Name	I/O	Description	$U_{in}/V$	Iout / mA
32	PCI	AD14	ΙΟ	Address/Data bit 14	LVCMOS	8
	ISA PnP	SD14	IO	ISA Data Bus Bit 14	LVCMOS	8
	Processor	D14	IO	Data bit 14	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
33	PCI	AD13	IO	Address/Data bit 13	LVCMOS	8
	ISA PnP	SD13	IO	ISA Data Bus Bit 13	LVCMOS	8
	Processor	D13	IO	Data bit 13	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
34	PCI	AD12	IO	Address/Data bit 12	LVCMOS	8
	ISA PnP	SD12	IO	ISA Data Bus Bit 12	LVCMOS	8
	Processor	D12	IO	Data bit 12	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
35		GND		Ground		
36	PCI	AD11	ΙΟ	Address/Data bit 11	LVCMOS	8
	ISA PnP	SD11	IO	ISA Data Bus Bit 11	LVCMOS	8
	Processor	D11	IO	Data bit 11	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
37	PCI	AD10	ΙΟ	Address/Data bit 10	LVCMOS	8
	ISA PnP	SD10	IO	ISA Data Bus Bit 10	LVCMOS	8
	Processor	D10	IO	Data bit 10	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
38	PCI	AD9	ΙΟ	Address/Data bit 9	LVCMOS	8
	ISA PnP	SD9	IO	ISA Data Bus Bit 9	LVCMOS	8
	Processor	D9	IO	Data bit 9	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
39	PCI	AD8	ΙΟ	Address/Data bit 8	LVCMOS	8
	ISA PnP	SD8	IO	ISA Data Bus Bit 8	LVCMOS	8
	Processor	D8	IO	Data bit 8	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
40	PCI	C/BE0#	Ι	Bus command and Byte Enable 0	LVCMOS	
	ISA PnP	GNDB	-	Ground	I VOLGO	
	Processor SPI	/BE0 GNDB	I	Byte Enable 0 Ground	LVCMOS	
41		VDD		+3.3 V power supply		
42		GND		Ground		
43	PCI	AD7	ΙΟ	Address/Data bit 7	LVCMOS	8
	ISA PnP	SD7	IO	ISA Data Bus Bit 7	LVCMOS	8
	Processor	D7	IO	Data bit 7	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
					(continued on	next page)



					ntinued from prev	nous page)
Pin	Interface	Name	I/O	Description	$U_{in}/V$	I <sub>out</sub> / mA
44	PCI	AD6	IO	Address/Data bit 6	LVCMOS	8
	ISA PnP	SD6	IO	ISA Data Bus Bit 6	LVCMOS	8
	Processor	D6	IO	Data bit 6	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to	LVCMOS	
				ground via ext. pull-down		
45	PCI	AD5	IO	Address / Data bit 5	LVCMOS	8
	ISA PnP	SD5	IO	ISA Data Bus Bit 5	LVCMOS	8
	Processor	D5	IO	Data bit 5	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
46	PCI	AD4	IO	Address/Data bit 4	LVCMOS	8
	ISA PnP	SD4	IO	ISA Data Bus Bit 4	LVCMOS	8
	Processor	D4	IO	Data bit 4	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to	LVCMOS	
				ground via ext. pull-down		
47		GND		Ground		
48	PCI	AD3	IO	Address/Data bit 3	LVCMOS	8
	ISA PnP	SD3	IO	ISA Data Bus Bit 3	LVCMOS	8
	Processor	D3	IO	Data bit 3	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
49	PCI	AD2	IO	Address/Data bit 2	LVCMOS	8
77	ISA PnP	SD2	IO	ISA Data Bus Bit 2	LVCMOS	8
	Processor	D2	IO	Data bit 2	LVCMOS	8
	SPI	FL0	I	Fixed level (low), connect to	LVCMOS	0
	511	1 20	1	ground via ext. pull-down	Licitos	
50	PCI	AD1	ΙΟ	Address/Data bit 1	LVCMOS	8
	ISA PnP	SD1	IO	ISA Data Bus Bit 1	LVCMOS	8
	Processor	D1	IO	Data bit 1	LVCMOS	8
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
51	PCI	AD0	IO	Address / Data bit 0	LVCMOS	8
	ISA PnP	SD0	IO	ISA Data Bus Bit 0	LVCMOS LVCMOS	8
	Processor SPI	D0	IO I	Data bit 0		8
	51	FL0	1	Fixed level (low), connect to ground via ext. pull-down	LVCMOS	
52		VDD		+3.3 V power supply		
53		GND		Ground		
-			SRAN	A / Auxiliary interface		
5 4						2
54		SRA0	0	Address bit 0 for external SRAM		2
55		SRA1	0	Address bit 1 for external SRAM		2
56		SRA2	0	Address bit 2 for external SRAM		2
57		SRA3	0	Address bit 3 for external SRAM		2
58		SRA4	0	Address bit 4 for external SRAM	(continued on	2



Pin	Interface	Name	I/O	Description	-	ious page) I <sub>out</sub> / mA
	Interface			*	U <sub>in</sub> / V	,
59		SRA5	0	Address bit 5 for external SRAM		2
60		SRA6	0	Address bit 6 for external SRAM		2
61		SRA7	0	Address bit 7 for external SRAM		2
62		GND		Ground		
63		SRA8	0	Address bit 8 for external SRAM		2
64		SRA9	0	Address bit 9 for external SRAM		2
65		SRA10	0	Address bit 10 for external SRAM		2
66		SRA11	0	Address bit 11 for external SRAM		2
67		SRA12	0	Address bit 12 for external SRAM		2
68		SRA13	0	Address bit 13 for external SRAM		2
69		SRA14	0	Address bit 14 for external SRAM		2
70		SRA15	0	Address bit 15 for external SRAM		2
71		SRA16	0	Address bit 16 for external SRAM		2
72		SRA17	0	Address bit 17 for external SRAM		2
73		SRA18	0	Address bit 18 for external SRAM		2
74		NC				
75		GND		Ground		
76		VDD		+3.3 V power supply		
77		SRD0	IO	Data bit 0 for external SRAM	LVCMOS	8
78		SRD1	IO	Data bit 1 for external SRAM	LVCMOS	8
79		SRD2	IO	Data bit 2 for external SRAM	LVCMOS	8
80		SRD3	IO	Data bit 3 for external SRAM	LVCMOS	8
81		SRD4	IO	Data bit 4 for external SRAM	LVCMOS	8
82		SRD5	IO	Data bit 5 for external SRAM	LVCMOS	8
83		SRD6	IO	Data bit 6 for external SRAM	LVCMOS	8
84		SRD7	IO	Data bit 7 for external SRAM	LVCMOS	8
85		/SR_WR	0	Write enable for external SRAM		4
86		/SR_CS	0	Chip Select for external SRAM		4
87		/SR_OE	0	Output enable for external SRAM		4
88		GND		Ground		
89		VDD		+3.3 V power supply		
				Clock		
90		OSC_IN	Ι	Oscillator Input Signal		
91		OSC_OUT	0	Oscillator Output Signal		



Pin	Interface	Name	I/O	Description	U <sub>in</sub> / V	$I_{out}/mA$
92		CLK_MODE	Ι	Clock Mode	LVCMOS	
93		GND		Ground		
94		VDD		+3.3 V power supply		
				Miscellaneous		
95		PWM1	0	Pulse Width Modulator Output 1		8
96		PWM0	0	Pulse Width Modulator Output 0		8
97		SYNC_I	Ι	Synchronization Input	LVCMOS	
98		SYNC_O	0	Synchronization Output		4
99		MODE0	Ι	Interface Mode pin 0	LVCMOS	
100		MODE1	Ι	Interface Mode pin 1	LVCMOS	
101		GND		Ground		
				EEPROM		
102		EE_SCL/EN	IO	EEPROM clock / EEPROM enable	LVCMOS	1
103		EE_SDA	IO	EEPROM data I/O	LVCMOS	1
104		VDD		+3.3 V power supply		
105		GND		Ground		
				РСМ		
106	1st function	NC				
	2nd function	F_Q6	0	PCM time slot count 6		6
	ISA PnP	IRQ6	0	ISA Interrupt Request 6		6
107	1st function 2nd function	F1_7 F_Q5	0 0	PCM CODEC enable 7 PCM time slot count 5		6
	ISA PnP	IRQ5	0	ISA Interrupt Request 5		6 6
108	1st function	F1_6	0	PCM CODEC enable 6		6
100	2nd function	F_Q4	0	PCM time slot count 4		6
_	ISA PnP	IRQ4	0	ISA Interrupt Request 4		6
109	1st function	F1_5	0	PCM CODEC enable 5		6
	2nd function	F_Q3	0	PCM time slot count 3		6
	ISA PnP	IRQ3	0	ISA Interrupt Request 3		6
110	1st function	F1_4	0	PCM CODEC enable 4		6
	2nd function	F_Q2	0	PCM time slot count 2		6
	ISA PnP	IRQ2	0	ISA Interrupt Request 2		6
111	1st function	F1_3	0	PCM CODEC enable 3		6
	2nd function	F_Q1	0	PCM time slot count 1		6
	ISA PnP	IRQ1	0	ISA Interrupt Request 1		6
112	1st function	F1_2	Ο	PCM CODEC enable 2		6
112	1st function 2nd function ISA PnP	F1_2 F_Q0 IRQ0	0 0 0	PCM CODEC enable 2 PCM time slot count 0 ISA Interrupt Request 0		6 6



Pin	Interface	Name	I/O	Description	inued from prev U <sub>in</sub> / V	$I_{out} / mA$
			1/0	-	U <sub>in</sub> / V	Lout / IIIA
113	1st function 2nd function	F1_1 SHAPE1	0 0	PCM CODEC enable 1 PCM CODEC enable shape signal 1		6 6
114	1st function 2nd function	F1_0 SHAPE0	0 0	PCM CODEC enable 0 PCM CODEC enable shape signal 0		6 6
115		VDD		+3.3 V power supply		
116		GND		Ground		
117		C2O	0	PCM bit clock output		8
118		C4IO	IOpu	PCM double bit clock I/O LVCMOS		8
119		F0IO	IOpu	PCM frame clock I/O (8 kHz)	LVCMOS	8
120		STIO1	IOpu	PCM data bus 1, I or O per time slot	LVCMOS	8
121		STIO2	IOpu	PCM data bus 2, I or O per time slot	LVCMOS	8
122		GND		Ground		
123		VDD		+3.3 V power supply		
			S/T	interfaces / GPIO		
124	1st function 2nd function	R_A7 GPI31	I I	S/T interface no. 7 receive input A General Purpose Input pin 31	S/T LVCMOS	
125	1st function 2nd function	LEV_A7 GPI30	I I	S/T interface no. 7 level detect A General Purpose Input pin 30	S/T LVCMOS	
126	1st function 2nd function	LEV_B7 GPI29	I I	S/T interface no. 7 level detect B General Purpose Input pin 29	S/T LVCMOS	
127	1st function 2nd function	R_B7 GPI28	I I	S/T interface no. 7 receive input B General Purpose Input pin 28	S/T LVCMOS	
128		ADJ_LEV7	Ood	S/T interface no. 7 level generator		
129		VDD_ST		+2.8 V nominal power supply (depends on the S/T transmit amplitude)		
130	1st function 2nd function	T_A7 GPIO15	O IO	S/T interface no. 7 transmit data A General Purpose I/O pin 15	LVCMOS	16 16
131	1st function 2nd function	T_B7 GPIO14	O IO	S/T interface no. 7 transmit data B General Purpose I/O pin 14	LVCMOS	16 16
132	1st function 2nd function	T_B6 GPIO13	O IO	S/T interface no. 6 transmit data B General Purpose I/O pin 13	LVCMOS	16 16
133	1st function 2nd function	T_A6 GPIO12	O IO	S/T interface no. 6 transmit data A General Purpose I/O pin 12	LVCMOS	16 16
134		GND		Ground		
135		ADJ_LEV6	Ood	S/T interface no. 6 level generator		
					(continued on	



Pin	Interface	Name	I/O	Description	inued from prev $\mathbf{U_{in}} / \mathbf{V}$	I <sub>out</sub> / mA
136	1st function 2nd function	R_B6 GPI27	I	S/T interface no. 6 receive input B General Purpose Input pin 27	S/T LVCMOS	-out /
137	1st function 2nd function	LEV_B6 GPI26	I I	S/T interface no. 6 level detect B General Purpose Input pin 26	S/T LVCMOS	
138	1st function 2nd function	LEV_A6 GPI25	I I	S/T interface no. 6 level detect A General Purpose Input pin 25	S/T LVCMOS	
139	1st function 2nd function	R_A6 GPI24	I I	S/T interface no. 6 receive input A General Purpose Input pin 24	S/T LVCMOS	
140		GND		Ground		
141		VDD		+3.3 V power supply		
142	1st function 2nd function	R_A5 GPI23	I I	S/T interface no. 5 receive input A General Purpose Input pin 23	S/T LVCMOS	
143	1st function 2nd function	LEV_A5 GPI22	I I	S/T interface no. 5 level detect A General Purpose Input pin 22	S/T LVCMOS	
144	1st function 2nd function	LEV_B5 GPI21	I I	S/T interface no. 5 level detect B S/T General Purpose Input pin 21 LVCN		
145	1st function 2nd function	R_B5 GPI20	I I	S/T interface no. 5 receive input BS/TGeneral Purpose Input pin 20LVCMC		
146		ADJ_LEV5	Ood	S/T interface no. 5 level generator		
147		VDD_ST		+2.8 V nominal power supply (depends on the S/T transmit amplitude)		
148	1st function 2nd function	T_A5 GPIO11	O IO	S/T interface no. 5 transmit data A General Purpose I/O pin 11	LVCMOS	16 16
149	1st function 2nd function	T_B5 GPIO10	O IO	S/T interface no. 5 transmit data B General Purpose I/O pin 10	LVCMOS	16 16
150	1st function 2nd function	T_B4 GPIO9	O IO	S/T interface no. 4 transmit data B General Purpose I/O pin 9	LVCMOS	16 16
151	1st function 2nd function	T_A4 GPIO8	O IO	S/T interface no. 4 transmit data A General Purpose I/O pin 8	LVCMOS	16 16
152		GND		Ground		
153		ADJ_LEV4	Ood	S/T interface no. 4 level generator		
154	1st function 2nd function	R_B4 GPI19	I I	S/T interface no. 4 receive input B S/T		
155	1st function 2nd function	LEV_B4 GPI18	I I			
156	1st function 2nd function	LEV_A4 GPI17	I I	S/T interface no. 4 level detect A S/T General Purpose Input pin 17 LVC		
157	1st function 2nd function	R_A4 GPI16	I I	S/T interface no. 4 receive input A General Purpose Input pin 16	S/T LVCMOS	



Pin	Intonfooo	Nama	T/O			ious page)
PIII	Interface	Name	I/O	Description	$U_{in}/V$	I <sub>out</sub> / mA
158		VDD		+3.3 V power supply		
159	1st function	R_A3	I	S/T interface no. 3 receive input A	S/T	
	2nd function	GPI15	Ι	General Purpose Input pin 15	LVCMOS	
160	1st function 2nd function	LEV_A3	I	S/T interface no. 3 level detect A	S/T	
		GPI14	Ι	General Purpose Input pin 14	LVCMOS	
161	1st function 2nd function	LEV_B3 GPI13	I I	S/T interface no. 3 level detect B General Purpose Input pin 13	S/T LVCMOS	
162	1st function 2nd function	R_B3 GPI12	I I	S/T interface no. 3 receive input B General Purpose Input pin 12	S/T LVCMOS	
163		ADJ_LEV3	Ood	S/T interface no. 3 level generator		
164		VDD_ST		+2.8 V nominal power supply (depends on the S/T transmit amplitude)		
165	1st function 2nd function	T_A3 GPIO7	O IO	S/T interface no. 3 transmit data A General Purpose I/O pin 7	LVCMOS	16 16
166	1st function 2nd function	T_B3 GPIO6	O IO	S/T interface no. 3 transmit data B General Purpose I/O pin 6	LVCMOS	16 16
167	1st function 2nd function	T_B2 GPIO5	O IO	S/T interface no. 2 transmit data B General Purpose I/O pin 5	LVCMOS	16 16
168	1st function 2nd function	T_A2 GPIO4	O IO	S/T interface no. 2 transmit data A General Purpose I/O pin 4 LVC		16 16
169		GND		Ground		
170		ADJ_LEV2	Ood	S/T interface no. 2 level generator		
171	1st function 2nd function	R_B2 GPI11	I I	S/T interface no. 2 receive input B General Purpose Input pin 11	S/T LVCMOS	
172	1st function 2nd function	LEV_B2 GPI10	I I	S/T interface no. 2 level detect B General Purpose Input pin 10	S/T LVCMOS	
173	1st function 2nd function	LEV_A2 GPI9	I I	S/T interface no. 2 level detect A General Purpose Input pin 9	S/T LVCMOS	
174	1st function 2nd function	R_A2 GPI8	I I	S/T interface no. 2 receive input A General Purpose Input pin 8	S/T LVCMOS	
175		VDD		+3.3 V power supply		
176	1st function 2nd function	R_A1 GPI7	I I	S/T interface no. 1 receive input A General Purpose Input pin 7	S/T LVCMOS	
177	1st function 2nd function	LEV_A1 GPI6	I I	I S/T interface no. 1 level detect A S/		
178	1st function 2nd function	LEV_B1 GPI5	I I	S/T interface no. 1 level detect B General Purpose Input pin 5	S/T LVCMOS	
179	1st function 2nd function	R_B1 GPI4	I I	S/T interface no. 1 receive input B General Purpose Input pin 4	S/T LVCMOS	



Pin	Interface	Name	I/O	Description	U <sub>in</sub> / V	$I_{out}/mA$
180		ADJ_LEV1	Ood	S/T interface no. 1 level generator		
181		VDD_ST		+2.8 V nominal power supply (depends on the S/T transmit amplitude)		
182	1st function 2nd function	T_A1 GPIO3	O IO	S/T interface no. 1 transmit data A General Purpose I/O pin 3	LVCMOS	16 16
183	1st function 2nd function	T_B1 GPIO2	0 IO	S/T interface no. 1 transmit data B General Purpose I/O pin 2	LVCMOS	16 16
184	1st function 2nd function	T_B0 GPIO1	O IO	S/T interface no. 0 transmit data B General Purpose I/O pin 1 LVCMOS		16 16
185	1st function 2nd function	T_A0 GPIO0	O IO	S/T interface no. 0 transmit data A General Purpose I/O pin 0	LVCMOS	16 16
186		GND		Ground		
187		ADJ_LEV0	Ood	S/T interface no. 0 level generator		
188	1st function 2nd function	R_B0 GPI3	I I	S/T interface no. 0 receive input B General Purpose Input pin 3	S/T LVCMOS	
189	1st function 2nd function	LEV_B0 GPI2	I I	S/T interface no. 0 level detect B General Purpose Input pin 2	S/T LVCMOS	
190	1st function 2nd function	LEV_A0 GPI1	I I	S/T interface no. 0 level detect A General Purpose Input pin 1	S/T LVCMOS	
191	1st function 2nd function	R_A0 GPI0	I I	S/T interface no. 0 receive input A General Purpose Input pin 0	S/T LVCMOS	
192		GND		Ground		
193		VDD		+3.3 V power supply		
		Un	iversal	bus interface (continued)		
194	PCI ISA PnP Processor SPI	VDDB VDDB VDDB /SPISEL	I I I I	+3.3 V power supply +3.3 V power supply +3.3 V power supply SPI device select low active	LVCMOS LVCMOS LVCMOS LVCMOS	
195	PCI ISA PnP Processor SPI	PME_IN GNDB GNDB SPI_RX	I	Power Management Event Input Ground Ground SPI receive data input	LVCMOS LVCMOS	
196	PCI ISA PnP Processor	PME NC NC	0	Power Management Event output		4
	SPI	SPI_TX	0	SPI transmit data output	(continued on	4



					(continued from prev	ious page)
Pin	Interface	Name	I/O	Description	$U_{in}/V$	Iout / mA
197	PCI ISA PnP	INTA# NC	Ood	Interrupt request		4
	Processor	/INT	Ood	Interrupt request		4
	SPI	/INT	Ood	Interrupt request		4
198	PCI	RST#	Ι	Reset low active	LVCMOS	
	ISA PnP	RESET	Ι	Reset high active	LVCMOS	
	Processor	RESET	Ι	Reset high active	LVCMOS	
	SPI	RESET	Ι	Reset high active	LVCMOS	
199		GND		Ground		
200	PCI	PCICLK	Ι	PCI Clock Input	LVCMOS	
	ISA PnP	GNDB		Ground		
	Processor	GNDB		Ground		
	SPI	SPICLK	Ι	SPI clock input	LVCMOS	
201		GND		Ground		
202		VDD		+3.3 V power supply		
203	PCI	AD31	ΙΟ	Address/Data bit 31	LVCMOS	8
	ISA PnP	SA15	Ι	Address bit 15	LVCMOS	
	Processor	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down		
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down		
204	PCI	AD30	ΙΟ	Address/Data bit 30	LVCMOS	8
	ISA PnP	SA14	Ι	Address bit 14	LVCMOS	
	Processor	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down		
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down		
205	PCI	AD29	ΙΟ	Address / Data bit 29	LVCMOS	8
	ISA PnP	SA13	Ι	Address bit 13	LVCMOS	
	Processor	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down		
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down		
206	PCI	AD28	ΙΟ	Address / Data bit 28	LVCMOS	8
	ISA PnP	SA12	Ι	Address bit 12	LVCMOS	
	Processor	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down		
	SPI	FL0	Ι	Fixed level (low), connect to ground via ext. pull-down		
207		GND		Ground		
208		VDD		+3.3 V power supply		
-						



Legend:	Ι	Input pin
	Ο	Output pin
	ΙΟ	Bidirectional pin
	Ood	Output pin with open drain
	IOpu	Bidirectional pin with internal pull-up resistor of app. $100  k\Omega$ to VDD
	NC	Not connected
	NC*	Not connected, should be connected to ground if the pin is not used as GPI function
	FL0	Fixed level (low), must be connected to ground via external pull-down (e.g. $100 \text{ k}\Omega$ )
	FL1	Fixed level (high), must be connected to power supply via external pull-up (e.g. $100 \text{ k}\Omega$ )
	GNDB	Ground pin only if it has no other meaning, depends on the selected bus interface mode.
	VDDB	Power supply pin only if it has no other meaning, depends on the selected bus interface mode.

Unused input pins should be connected to ground. Unused I/O pins should be connected via a 100  $k\Omega$  resistor to ground.

## Important !

FL0 and FL1 pins might be driven as chip output during power-on. To prevent a short circuit these pins must either be connected via a resistor (e.g.  $100 \text{ k}\Omega$ ) to ground or power supply (VDD) respectively, or they can be directly connected to ground or power supply, if RESET is always active during power-on.



## Chapter 2

# **Universal external bus interface**

(Overview tables of the HFC-4S/8S bus interface pins can be found at the beginning of sections 2.2..2.7.)

Write only	y registers:		Read only registers:		
Address	Name	Page	Address	Name	Page
0x00	R_CIRM	97	0x15	R_RAM_USE	101
0x01	R_CTRL	98	0x16	R_CHIP_ID	101
0x08	R_RAM_ADDR0	99	0x1C	R_STATUS	294
0x09	R_RAM_ADDR1	99	0x1F	R_CHIP_RV	101
0x0A	R_RAM_ADDR2	99			
0x0C	R_RAM_MISC	100			

Table 2.1: Overview of the HFC-4S/8S bus interface registers



### 2.1 Mode selection

HFC-4S/8S has an integrated universal external bus interface which can be configured as PCI, ISA PnP, PCMCIA, parallel microprocessor interface and SPI. Table 2.2 shows how to select the bus mode via the two pins MODE0 and MODE1.

Bus mode	MODE1	MODE0	8 bit	16 bit	32 bit	Page
PCI	0	0				54
PCI memory mapped mode			$\checkmark$	$\checkmark$	$\checkmark$	
PCI I/O mapped mode			$\checkmark$	$\checkmark$	$\checkmark$	
ISA Plug and Play	1	0	1	1	X	61
PCMCIA	1	1	1	$\checkmark$	×	67
Parallel processor interface	0	1				70
Mode 2: Motorola			$\checkmark$	$\checkmark$	×	
Mode 3: Intel, non-multiplexed			$\checkmark$	$\checkmark$	×	
Mode 4: Intel, multiplexed			$\checkmark$	$\checkmark$	$\checkmark$	
SPI *	0	1	$\checkmark$	×	×	90

Table 2.2: Access types

\*: SPI mode is selected by using parallel processor interface mode and connecting pin 200 to SPI clock.

The external bus interface supports 8 bit, 16 bit and 32 bit accesses. The access types available depend on the selected bus mode like shown in Table 2.2.

Sections 2.3 to 2.7 explain how to use HFC-4S/8S in the different bus modes.



## 2.2 Common features of all interface modes

Table 2.3: Overview of common bus interface pins

Number	Name	Description
99	MODE0	Interface Mode pin 0
100	MODE1	Interface Mode pin 1
102	EE_SCL/EN	EEPROM clock / EEPROM enable
103	EE_SDA	EEPROM data I/O

\*: See sections 2.3 to 2.7 for overview tables of the interface specific pins.

#### 2.2.1 EEPROM programming

The ISA PnP and PCMCIA interfaces require an external EEPROM. For the PCI and the parallel processor interface mode, this EEPROM is optional. The EEPROM is highly recommended in PCI mode. The EEPROM programming specification is only available on special request from Cologne Chip to avoid destruction of configuration information by unauthorized programs or software viruses.

- **PCI mode:** 128 bytes of the EEPROM are copied into the PCI configuration space after every hardware reset.
- **ISA PnP mode:** EPPROM data is directly accessible by the ISA PnP interface. A maximum of 512 bytes are used to store the configuration.
- **PCMCIA mode:** 512 bytes of the EEPROM are copied into the SRAM after every hardware reset. It is used as PCMCIA attribute memory. Table 2.4 show the SRAM start addresses for different RAM sizes.
- **Parallel processor mode:** The EEPROM is not used in the parallel processor mode and pins EE\_SCL/EN and EE\_SDA must be deactivated as shown in Figure 2.2.
- **SPI mode:** The EEPROM is not used in the SPI mode and pins EE\_SCL/EN and EE\_SDA must be deactivated as shown in Figure 2.2.

	Start address
SRAM size	in SRAM
32k x 8	0x1A00
128k x 8	0x2A00
512k x 8	0x2A00

Table 2.4: SRAM start address



#### 2.2.2 EEPROM circuitry

Figure 2.1 shows the connection of an EEPROM (e.g. 24C04 type) to the HFC-4S/8S pins EE\_SCL/EN and EE\_SDA .




Figure 2.1: EEPROM connection circuitry

If no EEPROM is used, pin EE\_SCL/EN must be connected to ground while EE\_SDA must remain open as shown in Figure 2.2.




Figure 2.2: EE\_SCL/EN and EE\_SDA connection without EEPROM

#### 2.2.3 RAM access

The SRAM of HFC-4S/8S can be accessed by the host. To do so, the desired RAM address has to be written into registers  $R_RAM_ADDR0...R_RAM_ADDR2$  first. Then data can be read/written by reading/writing register  $R_RAM_DATA$ . An automatic increment function can be set in register  $R_RAM_ADDR2$  if the internal SRAM is used.



#### 2.2.4 Register access

In PCI I/O mapped mode, ISA PnP, PCMCIA mode and SPI mode all registers are selected by writing the register address into the *Control Internal Pointer* (CIP) register. This is done by writing the CIP on the higher I/O addresses (AD2, SA2, A2,  $A/\overline{D} = '1'$ ). The CIP register can also be read with AD2, SA2, A2,  $A/\overline{D} = '1'$ .

All consecutive read or write data accesses (AD2, SA2, A2,  $A/\overline{D} = 0^{\circ}$ ) are done with the selected register until the CIP register is changed.

In parallel processor interface mode all internal registers can be directly accessed. The registers are selected by  $A0 \dots A7$ .

In PCI mode internal A0 and A1 are generated from the byte enable lines.

## Please note !

Every asynchronous register read access should be done multiple times until two consecutive read accesses result in the same value. Only this way it is ensured that the read bits are stable.

This information applies to the following registers:

A_Z1 (0x04)	A_Z1L (0x04)				
A_Z1H (0x05)	A_Z2 (0x06)				
A_Z2L (0x06)	A_Z2H (0x07)				
A_Z12 (0x04)	A_F1 (0x0C)				
A_F2 (0x0D)	A_F12 (0x0C)				
R_IRQ_OVIEW (0x10)	R_RAM_USE (0x15)				
R_BERT_STA (0x17)	R_F0_CNTL (0x18)				
A_ST_RD_STA (0x30)	A_ST_SQ_RD (0x34)				
R_IRQ_FIFO_BL0 (0xC8)R_IRQ_FIFO_BL7 (0xCF)					



### 2.3 PCI interface

Number	Name	Description
203206, 14	AD31 AD24	Address / Data byte 3
817	AD23 AD16	Address / Data byte 2
3139	AD15 AD8	Address / Data byte 1
4351	AD7 AD0	Address / Data byte 0
6, 18, 30, 40	C/BE3#C/BE0#	Bus command and Byte Enable 30
7	IDSEL	Initialisation Device Select
20	FRAME#	Cycle Frame
21	IRDY#	Initiator Ready
22	TRDY#	Target Ready
23	DEVSEL#	Device Select
24	STOP#	Stop
25	PERR#	Parity Error
26	SERR#	System Error
27	PAR	Parity Bit
195	PME_IN	Power Management Event Input
196	PME	Power Management Event output
197	INTA#	Interrupt request
198	RST#	Reset low active
200	PCICLK	PCI Clock Input

Table 2.5: Overview of the PCI interface pins

The PCI mode is selected by MODE0 = '0' and MODE1 = '0'. Only PCI target mode accesses are supported by HFC-4S/8S.

5 V PCI bus signaling environment is supported with 3.3 V supply voltage of HFC-4S/8S. <u>Never</u> connect the power supply of HFC-4S/8S to 5 V!

The PCI interface is build according to the PCI Specification 2.2.

#### 2.3.1 PCI command types

Table 2.6 shows the supported PCI commands of HFC-4S/8S.

Memory Read Line and Memory Read Multiple commands are aliased to Memory Read. Memory Write and Invalidate is aliased to Memory Write.



C/BE3#	C/BE2#	C/BE1#	C/BE0#	nibble value	Command type
0	0	1	0	2	I/O Read
0	1	1	0	6	Memory Read
1	1	0	0	0xC	Memory Read Multiple
1	1	1	0	0xE	Memory Read Line
1	0	1	0	0xA	Configuration Read
0	0	1	1	3	I/O Write
0	1	1	1	7	Memory Write
1	1	1	1	0xF	Memory Write and Invalidate
1	0	1	1	0xB	Configuration Write

 Table 2.6: PCI command types

#### 2.3.2 PCI access description

HFC-4S/8S uses only PCI target accesses. A PCI master function is not implemented.

Two modes exist for register access:

- 1. If HFC-4S/8S is used in *PCI memory mapped mode* all registers can directly be accessed by adding their CIP address to the configured Memory Base Address.
- 2. In PCI I/O mapped mode, HFC-4S/8S only occupies 8 bytes in the I/O address space.

In PCI I/O mapped mode all registers are selected by writing the register address into the *Control Internal Pointer* (CIP) register. This is done by writing HFC-4S/8S on the higher I/O addresses (AD2 = '1'). If the auxiliary interface is used (see Chapter 11) the CIP write access must have a width of 16 bit.

All consecutive read or write data accesses (AD2 = '0') use the selected register until the CIP register is changed.

#### 2.3.3 PCI configuration registers

The PCI configuration space is defined by the configuration register set which is illustrated in Figure 2.3. In the configuration address space 0x00..0x47 the PCI configuration register values are either

- set by the HFC-4S/8S default settings of the configuration values or
- they can be written to upper configuration register addresses or
- they are read from the external EEPROM.

The external EEPROM is optional. If no EEPROM is available, pin EE\_SCL/EN has to be connected to GND and pin EE\_SDA has to be left open. Without EEPROM the PCI configuration registers will be loaded with the default values shown in Table 2.7.



	Byte						
3	2	1	0	Hex Address			
Devi	Device ID Vendor			00h			
Status I	Status Register Command Register						
	Class Code Revision						
BIST	Header Type	Latency Timer	Cache Line Size	0Ch			
	I/O Base	Address		10h			
	Memory Ba	se Address		14h			
	Base Ac	ldress 2		18h			
	Base Address 3						
	Base Address 4						
	Base Address 5						
	CardBus C	CIS Pointer		28h			
Subsys	stem ID	Subsystem	vendor ID	2Ch			
Ex	pansion RON	I Base Addre	ess	30h			
	Reserved		Cap_Ptr	34h			
	Reserved						
Max_Lat	Max_Lat Min_Gnt Interrupt Interrupt Line						
PI	ИС	Next Item Ptr	Cap_ID	40h			
Data	PMCSR BSE	PM	44h				

Register is implemented, value can be set by EEPROMRegister is implemented

Register is not implemented and returns all 0's when read

Figure 2.3: PCI configuration registers






Figure 2.4: PCI access in PCI I/O mapped mode

	Byte 3	Byte 2	Byte 1	Byte 0
memory address	DATA 3	DATA 2	DATA 1	DATA 0

Figure 2.5: PCI access in PCI memory mapped mode

All configuration registers which can be set by the EEPROM can also be written by configuration write accesses to the upper addresses of the configuration register space (from 0xC0 upwards). The addresses for configuration writes are shown in Table 2.7. Unimplemented registers return all '0's when read.

Register Name	Address	Width	Default Value	Default Value Remarks	
Vendor ID	0x00	Word	0x1397 Value can be set by EEPROM. Base add configuration write is 0xC0.		•
Device ID	0x02	Word	0x08B4	ID of HFC-4S	
			0x16B8	ID of HFC	C-8S
					the best by EEPROM. Base address for tion write is 0xC0.
Command	0x04	Word	0x0000	Bits Fu	inction
Register				0 En	ables / disables I/O space accesses
				1 En	ables / disables memory space accesses
				52 fix	ted to 0
				6 PE	ERR# enable/disable
				7 fix	ted to '0'
				8 SE	ERR# enable/disable
				159 fix	ted to 0



#### Table 2.7: PCI configuration registers

(continued from previous page)

Register Name	Address	Width	Default Value	Remarks
Status Register	0x06	Word	0x0210	Bits 07 can be set by EEPROM. Base address for configuration write is 0xC4.
				Bits Function
				<ul> <li>30 reserved</li> <li>4 '1' = Capabilities List exists, fixed to '1'</li> <li>5 '0' = 33 MHz capable (default) '1' = 66 MHz capable</li> <li>6 reserved</li> <li>7 '0' = fast Back-to-Back not capable (default) '1' = fast Back-to-Back capable</li> <li>8 fixed to '0'</li> </ul>
				<ul> <li>109 fixed to '01': timing of DEVSEL# is medium</li> <li>1311 fixed to '000'</li> <li>14 system error (address parity error)</li> <li>15 any detected data or system parity error</li> </ul>
Revision ID	0x08	Byte	0x01	HFC-4S/8S Revision 01
Class Code	0x09	3 Bytes	0x020400	Class code for 'ISDN controller'.Value can be set by EEPROM. Base address for configuration write is 0xC8.
Header Type	0x0E	Byte	0x00	Header type 0
BIST	0x0F	Byte	0x00	No build in self test supported.
I/O Base	0x10	DWord		Bits 20 are fixed to '001'
Address				Bits 313 are r/w by configuration accesses. 8 Byte address space is used.
Memory Base Address	0x14	DWord		Bits 110 are all '0'
				Bits 3112 are r/w by configuration accesses. 4 KByte address space is used.
Subsystem Vendor ID	0x2C	Word	0x1397	Value can be set by EEPROM. Base address for configuration write is 0xEC.
Subsystem ID	0x2E	Word	0x08B4 0x16B8	ID of HFC-4S ID of HFC-8S Value can be set by EEPROM. Base address for configuration write is 0xEC.
Cap_Ptr	0x34	Byte	0x40	Offset to Power Management register block.
Interrupt Line	0x3C	Byte	0xFF	This register must be configured by configuration write.
Interrupt Pin	0x3D	Byte	0x01	INTA# supported (continued on next page)



#### Table 2.7: PCI configuration registers

(continued from previous page)

Register Name	Address	Width	Default Value	Rema	rks	
Cap_ID	0x40	Byte	0x01	Capability ID. 0x01 identifies the linked list item as PCI Power Management registers.		
Next Item Ptr	0x41	Byte	0x00	There are no next items in the linked list.		
PMC *1	0x42	Word	0x7E22	Power 1.1'.T	Management Capabilities, see also 'PCI Bus Management Interface Specification Rev. his register's value can be set by EEPROM. address for configuration write is 0xE0.	
				Bits	Function	
				02	'010' = PCI Power Management Spec. Ver- sion 1.1.	
				3	'0' = HFC-4S/8S does not require PCI-clock to generate PME.	
				4	Fixed to '0'.	
				5	'1' = Device specific initialisation is required.	
				86	'000' = No report of auxiliary current.	
				9	'1' = Supports D1 Power Management State $*^2$ .	
				10	'1' = Supports D2 Power Management State $*^2$ .	
				1511	PME can be asserted from D0, D1, D2 and D3_hot. No D3_cold support *1.	
PMCSR	0x44	Word	0x0000	Power	Management Control/Status	
				Bits	Function	
				10	<b>PowerState</b> : These bits are used both to determine the current power state of a function and to set the function into a new power state <sup>*2</sup> . '00': D0 '01': D1 '10': D2	
					'11': D3_hot	
				72	fixed to '0'	
				8	PME_En:	
					'1' enables the function to assert PME .	
				14.0	O' = PME assertion is disabled.	
				149 15	fixed to 0 <b>PME_Status</b> : This bit is set when the function would normally assert the signal <b>PME</b> indepen- dent of the state of bit <b>PME_En</b> .	
					Writing '1' to this bit will clear it and cause the function to stop asserting a PME (if enabled).	
					Writing '0' has no effect.	

\*1: D3\_cold support is implemented but must be set in the EEPROM configuration data.

<sup>\*2</sup>: Changing the power management does not change the power dissipation. It is only implemented for PCI specification compatibility.

Cologne Chip

#### 2.3.4 PCI connection circuitry




Figure 2.6: PCI connection circuitry



## 2.4 ISA Plug and Play interface

Number	Name	Description
203206,14	SA15SA8	Address byte 1
817	SA7 SA0	Address byte 0
3139	SD15SD8	Data byte 1
4351	SD7SD0	Data byte 0
106112	IRQ6 IRQ0	ISA Interrupt Request 60
18	/IOIS16	16 bit access enable
20	/AEN	Address Enable
21	/IOR	Read Enable
22	/IOW	Write Enable
25	/BUSDIR	Bus Direction
30	/SBHE	High byte enable
198	RESET	Reset high active

**Table 2.8:** Overview of the ISA PnP interface pins

ISA Plug and Play mode is selected by MODE0 = '0' and MODE1 = '1'. HFC-4S/8S needs eight consecutive addresses in the I/O map of a PC for operation. Usually one of several ISA IRQ lines is also used. Section 2.4.1 describes how to configure the interrupt lines of HFC-4S/8S.

The port address is selected by SA0 ...SA15 lines. The address with SA2 = '1' is used for register selection via the CIP (Control Internal Pointer) and the address with SA2 = '0' is used for data read/write like shown in Table 2.9. Bits SA3 ...SA15 are decoded by the address decoder to match the PnP configuration address.

SA2	/IOR	/IOW	/AEN	Operation
Х	Х	Х	1	no access
Х	1	1	Х	no access
0	0	1	0	read data
0	1	0	0	write data
1	0	1	0	read CIP
1	1	0	0	write CIP

**Table 2.9:** *ISA* address decoding (X = don't care)

HFC-4S/8S has no memory or DMA access to any component on the ISA PC bus. Because of its characteristic power drive, no external driver for the ISA PC bus data lines is needed. If necessary (e.g. due to an old ISA specification which requires 24 mA output current), an external bus driver can be added. In this case the output signal /BUSDIR determines the driver direction.



/BUSDIR = '0' means that HFC-4S/8S is read and data is driven to the external bus.

/BUSDIR = '1' means that data is driven (written) into HFC-4S/8S.

#### 2.4.1 IRQ assignment

Seven different interrupt lines IRQ6 ... IRQ0 are supported by HFC-4S/8S. They are tristated after a hardware reset.

The IRQ assigned by the PnP BIOS can be read from bitmap V\_PNP\_IRQ in register R\_CHIP\_ID. Bitmap V\_IRQ\_SEL in register R\_CIRM has to be set according to the IRQ wiring between HFC-4S/8S and the ISA slot on the PCB. Thus the IRQ number assigned by the PnP BIOS is connected to the right IRQ line on the ISA bus.

#### 2.4.2 ISA Plug and Play registers

Card level control register address	Read/write Mode	Accessable in state	Desc	ription
0x00	W	Isolation state, Config state *1	<b>Set read data port address register</b> . Bits 07 become bits 29 of the port's I/O address. Bits 10 and 11 are hardwired to '00' and bits 0 and 1 are hardwired to '11'.	
0x01	r	Isolation state		I isolation register. to read the serial identifier during the card isolation ess.
0x02	W	Sleep state,	Conf	iguration control register.
		Isolation state,	Bits	Function
		Config state	0	<b>Reset Bit</b> . The value '1' resets all of the card's configuration registers to their default state. The CSN is not affected.
			1	<b>Return to wait for key state</b> . When set to '1', all cards return to wait for key state. Their CSNs and configuration registers are not affected. This command is issued after all cards have been configured and activated.
			2	<b>Reset CSN to '0'</b> . When set to '1', all cards reset their CSN to '0'. All bits are automatically cleared by the hardware.
			73	Reserved, must be '00000'
				(continued on next page)

#### Table 2.10: ISA Plug and Play registers



#### Table 2.10: ISA Plug and Play registers

(continued from previous page)

Card level control register address	Read/write Mode	Accessable in state	Description
0x03	W	Sleep state, Isolation state, Config state	Wake command register. Writing a CSN to this register has the following effects:
			• If the value written is 0x00, all cards in the sleep state with a CSN = 0x00 go to the isolation state. All cards in Config state (CSN not 0x00) go to the sleep state.
			• If the value written is not 0x00, all cards in the sleep state with a matching CSN go to the Config state. All cards in the isolation state go to the sleep state.
			Every write access to a card's wake command register with a match on its CSN causes the pointer to the serial identifier / resource data to be reset to the first byte of the serial identifier.
0x04	Γ	Config state	Resource data register. This register is used to read the device's recource data. Each time when a read is performed from this register a byte of the resource data is returned and the resource data pointer is incremented. Prior to reading each byte, the programmer must read from the status register to de- termine if the next byte is available for reading from the resource data register. The card's serial identifier and checksum must be read prior to accessing the resource requirement list via this register.
0×05	r	Config state	<b>Status register.</b> Prior to reading the next byte of the device's resource data, the programmer must read from this register and check bit 0 for '1' value. This is the resource data byte available bit. Bits 17 are reserved.
0x06	r/w	Isolation state * Config state	<sup>2</sup> Card select number (CSN) register. The configuration software uses the CSN register to assign a unique ID to the card. The CSN is then used to wake up the card's configuration logic whenever the configuration program must access its configuration registers.
0x07	r	Config state	<b>Logical device number register.</b> The number in this register points to the logical device the next commands will operate on. HFC-4S/8S only supports one logical device. This register is hardwired to all '0''s.
			(continued on next page)



#### Table 2.10: ISA Plug and Play registers

(continued from previous page)

Card level control register address	Read / write Mode	Accessable in state	Description
0x30	r/w	Config state	Activate register. Setting bit 0 to '1' activates the card on the ISA bus. When cleared, the card cannot respond to any ISA bus transac- tions (other than accesses to its Plug and Play configu- ration ports). Reset clears bit 0. Bits 17 are reserved and return 0 when read. HFC-4S/8S only supports one logical device, so it is not necessary to write the logical device number into the card's logical device number reg- ister prior to writing to this register.
0x31	r/w	Config state	I/O range check register.
			Bits Function
			0 When set, the logical device returns 0x55 in response to any read from the logical device's assigned I/O space. When cleared, 0xAA is returned.
			1 When set to '1', enables I/O range checking and disables it when cleared to '0'. When enabled, bit 0 is used to select a pattern for the logical device to return. <b>This bit is only valid</b> <b>if the logical device is deactivated (see</b> <i>Activate register</i> ).
			72 Reserved, return '000000' when read
0x60	r/w	Config state	<b>I/O decoder 0 base address upper byte.</b> I/O port base address bits 815.
0x61	r/w	Config state	<b>I/O decoder 0 base address lower byte.</b> I/O port base address bits 07.
0x70	r/w	Config state	<b>IRQ select configuration register 0.</b> Bits 03 specify the selected IRQ number. Bits 47 are reserved.
0x71	r/w	Config state	<b>IRQ type configuration register 0.</b> Bits 0 and 1 are ignored. Bits 27 are reserved.
0x74	r	Config state	DMA configuration register 0.
			Bits Function
			20 Select which DMA channel (07) is used for DMA 0. DMA channel 4, the cascade channel, indicates no DMA channel is active.
			73 Reserved.
			Because no DMA is used this register is hardwired to 0x04.
			(continued on next page)



#### Table 2.10: ISA Plug and Play registers

(continued from previous page)

Card level control register address	Read/write Mode	Accessable in state	Desc	ription
0x75	r	Config state	<b>DM</b> A Bits	<b>Configuration register 1.</b> Function
			20	Select which DMA channel (07) is used for DMA 1. DMA channel 4, the cascade channel, indicates no DMA channel is active.
			73	Reserved.
			Beca 0x04	use no DMA is used this register is hardwired to

<sup>\*1</sup>: This is an extension to the Plug and Play Specification.

\*2: Only when the isolation process is finished. The last card remains in isolation state until a CSN is assigned.

## Important !

All ISA registers which are not implemented return 0x00 with a read access except the DMA configuration registers at address 0x74 and 0x75. These two registers return 0x04 with a read access. This means no DMA channel has been selected.



#### 2.4.3 ISA connection circuitry




Figure 2.7: ISA PnP circuitry, see Section 2.4.1 on page 62 for IRQ line assignment



## 2.5 PCMCIA interface

Number	Name	Description
203206, 14	A15 A8	Address byte 1
817	A7 A0	Address byte 0
3139	D15 D8	Data byte 1
4351	D7D0	Data byte 0
7	REG#	PCMCIA Register and Attr. Mem. Select
18	IOIS16#	16 bit access enable
21	IORD#	Read Enable
22	IOWR#	Write Enable
23	OE#	PCMCIA Output Enable for Attr. Mem. Read
24	WE#	PCMCIA Write Enable for Conf. Reg. Write
25	INPACK#	Read access
30	CE2#	High byte enable
40	CE1#	Low byte enable
197	IREQ#	Interrupt request
198	RESET	Reset high active

 Table 2.11: Overview of the PCMCIA interface pins

The PCMCIA mode is selected by MODE0 = '1' and MODE1 = '1'. HFC-4S/8S occupies eight consecutive addresses in the I/O map.

The base I/O address must be 8 byte aligned. Lines A3 .. A15 are don't care for I/O accesses.

The address with A2 = '1' is used for register selection via CIP. The address with A2 = '0' is used for data read / write.

#### 2.5.1 Attribute memory

After a hardware reset the card's information structure (CIS) is copied from the EEPROM to the SRAM, starting with the address shown in Table 2.4. The CIS is located on even numbered addresses from 0 to 0x3FE in the attribute memory space. The CIS occupies 512 byte. To avoid accesses in this copy phase, signal IREQ# of HFC-4S/8S is active. This is interpreted as 'wait' by the PCMCIA host controller after card insertion.



### 2.5.2 PCMCIA registers

Register Name	Address *	Width	Rem	arks		
Configuration Option Register (COR)	0x400	Byte	Bit	Name		eset lue Function
			50	Configurat Index	tion 0>	00 Bit 0 must be set to '1' to enable accesses to HFC-4S/8S.
			6 LevIREQ 1			and returns always '1' when read to indicate usage of
			7	SRESET		level mode interrupts. SRESET card. Setting this bit to '1' places the card in the reset state. This bit must be cleared to zero for nor- mal operation.
Card Configuration and Status Register (CSR)	0x402	Byte	Reset			
		9.00	Bit	Name	value	Function
			0	Rsvd	0	
			1	Intr	0	Internal state of interrupt re- quest (IREQ#).
			2	PwrDwn	0	Unimplemented, returns '0' when read.
			3	Audio	0	Unimplemented, returns '0' when read.
			4	Rsvd	0	Unimplemented, returns '0' when read.
			5	IOis8	0	Returns '0' when read to indicate an 16 bit data path.
			6	SigChg	0	Unimplemented, returns '0' when read.
			7	Changed	0	Unimplemented, returns '0' when read.

Table 2.12: PCMCIA registers

\*: Register address in attribute memory



#### 2.5.3 PCMCIA connection circuitry




Figure 2.8: PCMCIA circuitry



## 2.6 Parallel processor interface

Number	Name	Description
817	A7 A0	Address byte
	D7D0 D15D8	Data byte 0 Data byte 1
6, 18, 30, 40	/DE3/DEU	Byte Enable 30
20	/CS	Chip Select
21	/IOR	Read Enable
22	/IOW	Write Enable
23	23 /WD Watch Dog Outp	
24	ALE	Address Latch Enable
25	/BUSDIR	Bus Direction
197	/INT	Interrupt request
198	RESET	Reset high active

 Table 2.13: Overview of the parallel processor interface pins in mode 2 and 3

 Table 2.14: Overview of the parallel processor interface pins in mode 4

Number	Name	Description
4351	AD7AD0	Address / Data byte 0
3139	AD15 AD8	Address / Data byte 1
817	AD23 AD16	Address / Data byte 2
203206, 14	AD31 AD24	Address / Data byte 3
6, 18, 30, 40	/BE3/BE0	Byte Enable 30
20	/CS	Chip Select
21	/IOR	Read Enable
22	/IOW	Write Enable
23	/WD	Watch Dog Output
24	ALE	Address Latch Enable
25	25 /BUSDIR Bus Direction	
197	/INT	Interrupt request
198	RESET	Reset high active



The parallel processor interface mode is selected by MODE0 = '1' and MODE1 = '0'. Then 256 I/O addresses (A0 . . A7) are used for addressing the internal registers of HFC-4S/8S directly by their address.

In parallel processor interface mode some user data can be stored in the EEPROM (see Section 2.2.1 for details).

#### 2.6.1 Parallel processor interface modes

HFC-4S/8S has three different parallel processor interface modes. Due to name compatibility with other chips of the HFC series these interface modes are numbered 2...4 like shown in Table 2.15.

HFC-4S	/8S pins	s Signal names		
Number	Name	Mode 2 (Motorola) Non-multiplexed	Mode 3 (Intel) Non-multiplexed	Mode 4 (Intel) Multiplexed
20	/CS	/CS	/CS	/CS
21	/IOR	/DS	/RD	/RD
22	/IOW	R/W	/WR	/WR
24	ALE	'1'	'0'	ALE

 Table 2.15: Pins and signal names in the parallel processor interface modes

The interface modes 2 and 3 use separate lines for address and data. These two modes are selected by ALE. This pin must have a fixed level and should be directly connected to ground or power supply. Mode 4 has multiplexed address/data lines. The address is latched from lines D7 ...D0 with the falling edge of ALE.

The parallel processor interface mode is determined during hardware reset time (pin RESET). For modes 2 and 3, pin ALE must have the appropriate level. Mode 4 is selected after reset with the first rising edge of ALE. HFC-4S/8S then switches permanently from mode 2 or mode 3 into mode 4. HFC-4S/8S cannot switch to mode 4 before end of reset time. Rising and falling edges of ALE are ignored during reset time.

ALE must be stable after reset except in interface mode 4.

#### 2.6.2 Signal and timing characteristics

Table 2.16 shows the interface signals for the different parallel processor interface modes. Timing characteristics are shown in Figures 2.9 to 2.12 for mode 2 and mode 3. Figures 2.13 to 2.18 show mode 4 timing characteristics. Please see Table 2.17 for a quick timing and symbol list finding.

In interface mode 4 it is possible to access byte, word or double word on lines AD31 .. AD0. Due to the multiplexed lines the PCI pin names are used in this case. In interface modes 2 and 3, pins AD31 .. AD24 are not available.

Unused byte enable pins should be connected to power supply via pull-up resistors. In mode 4 unused bus lines AD[31..] should be connected to ground via pull-down resistors to avoid floating inputs.



/CS	/ <b>IOR</b> (/DS, /RD)	/ <b>IOW</b> (R/W, /WR)	ALE	Operation	Processor interface mode
1	Х	Х	Х	no access	all
Х	1	1	Х	no access	all
0	0	1	1	read data	mode 2
0	0	0	1	write data	mode 2
0	0	1	0	read data	mode 3
0	1	0	0	write data	mode 3
0	0	1	0 *	read data	mode 4
0	1	0	0 *	write data	mode 4

**Table 2.16:** Overview of read and write accesses of the parallel processor interface (X = don't care)

\*: 1-pulse latches register address


## Important !

/BE2 and /BE3 must always be '1' in mode 2 and mode 3.

Mode	Processor	Access type		Timing		Timing values	
				Figure	on page	table	on page
2 & 3	8 bit	8 bit	read	2.9	73	2.19	77
2 & 3	8 bit	8 bit	write	2.10	75	2.20	79
2 & 3	16 bit	16 bit & 8 bit	read	2.11	76	2.19	77
2 & 3	16 bit	16 bit & 8 bit	write	2.12	78	2.20	79
4	8 bit	8 bit	read	2.13	80	2.22	85
4	8 bit	8 bit	write	2.14	81	2.23	87
4	16 bit	16 bit	read	2.15	82	2.22	85
4	16 bit	16 bit	write	2.16	83	2.23	87
4	32 bit	32 bit	read	2.17	84	2.22	85
4	32 bit	32 bit	write	2.18	86	2.23	87

 Table 2.17: Timing diagrams of the parallel processor interface





### **2.6.2.1** 8 bit processors in mode 2 (Motorola) and mode 3 (Intel)

Figure 2.9: Read access from 8 bit processors in mode 2 (Motorola) and mode 3 (Intel)

8 bit processors read data like shown in Figure 2.9. Timing values are listed in Table 2.19.

/BE3 .../BE1 must always be '1'. /BE0 can be fixed to '0' or must be low during access to switch the data bus D7 ...D0 from tristate into data driven state.

Data can be read in mode 2 (Motorola) with <sup>1</sup>

/BE0 = '0' and (/DS + /CS) = '0' and R/W = '1'.

In mode 3 (Intel, non-multiplexed) the states

/BE0 = '0' and (/RD + /CS) = '0' and /WR = '1'

must be fulfilled to drive data out. The data bus is stable after  $t_{RDmin}$  and returns into tristate after  $t_{DRDH}$ .

 $<sup>^{1}</sup>$ /DS + /CS means logical OR function of the two signals.



Address and /BE0 (if not fixed to low) require a setup time  $t_{AS}$  which starts when all address and byte enable signals are valid. The hold time of these lines is  $t_{AH}$ .

# Short read method

In some applications it may be difficult to implement a long read access ( $t_{RD} \ge 5 \cdot t_{CLKI}$ ) for only some registers (here called *target register*).

For this reason there is an alternative method with two register read accesses with  $t_{RD} \ge 20$  ns each:

- 1. The read access to the target register initiates a data transmission from the RAM to the target register. This job is always done correctly with long and short  $t_{RD}$ , but after a short  $t_{RD}$  the data is not yet 'arrived' at the target register. Thus the data which is read with a short  $t_{RD}$  must be ignored ...
- 2. ... but the data byte can be read from register R\_INT\_DATA. This second register read access can also be executed with a short  $t_{RD} \ge 20$  ns. For the time from the first access to the second one  $t_{CYCLE}$  must be met, of course.

The short read method is practical for all read registers in the address range 0xC0..0xFF, these target registers are R\_IRQ\_FIFO\_BL0..R\_IRQ\_FIFO\_BL7 and R\_RAM\_DATA.






Figure 2.10: Write access from 8 bit processors in mode 2 (Motorola) and mode 3 (Intel)


8 bit processors write data like shown in Figure 2.10. Timing values are listed in Table 2.20.

/BE3 .../BE1 must always be '1'. /BE0 controls the data bus D7 ...D0 and can be fixed to '0'.

Data is written with  $\Box$  of (/DS + /CS) in mode 2 (Motorola) or with  $\Box$  of (/WR + /CS) in mode 3 (Intel, non-multiplexed) respectively. HFC-4S/8S requires a data setup time  $t_{DWRS}$  and a data hold time  $t_{DWRH}$ .

Address and /BE0 (if not fixed to low) require a setup time  $t_{AS}$  which starts when all address and byte enable signals are valid. The hold time of these lines is  $t_{AH}$ .





### 2.6.2.2 16 bit processors in mode 2 (Motorola) and mode 3 (Intel)

Figure 2.11: Byte and word read access from 16 bit processors in mode 2 (Motorola) and mode 3 (Intel)

16 bit processors can either read data with byte or word access like shown in Figure 2.11. FIFO and F-/Z-counter read access have 8 bit or 16 bit width alternatively. The 16 bit processor must support byte access because all other register read accesses must have a width of 8 bit.

A[0]	/BE1	/BE0	Data access
'X'	'1'	'1'	no access
'0'	'1'	'0'	byte access on D[7:0]
'1'	'0'	'1'	byte access on D[15:8]
'0'	'0'	'0'	word access

Table 2.18:	Data	access	width	in	mode	2 and 3	ì

Cologne Chip

/BE2 and /BE3 must always be '1'. /BE0 and /BE1 switch the data bus D15 . . D0 from tristate into data driven state during read access (see Table 2.18).

Data can be read in mode 2 (Motorola) with

$$/BE = '0'$$
 and  $(/DS + /CS) = '0'$  and  $R/W = '1'$ .

In mode 3 (Intel, non-multiplexed) the states

/BE = '0' and (/RD + /CS) = '0' and /WR = '1'

must be fulfilled to drive data out. The data bus is stable after  $t_{RDmin}$  and returns into tristate after  $t_{DRDH}$ .

Address and /BE require a setup time  $t_{AS}$  which starts when all address and byte enable signals are valid. The hold time of these lines is  $t_{AH}$ .

Symbol	min / ns	max / ns	Characteristic
$t_{AS}$	10		Address and /BE valid to /DS+/CS (/RD+/CS)
$t_{AH}$	10		Address and /BE hold time after /DS+/CS (/RD+/CS)
t <sub>DRDZ</sub>	2		/DS+/CS (/RD+/CS) $\Box$ to data buffer turn on time
t <sub>DRDH</sub>	2	15	/DS+/CS (/RD+/CS)  ☐ to data buffer turn off time
t <sub>RWS</sub>	2		R/W setup time to /DS+/CS ∟
$t_{RWH}$	2		R/W hold time after /DS+/CS ⊥
t <sub>RD</sub>			Read time:
	20		A[7] = '0' (address range 0 $0x7F$ : normal register access)
	20		A[7,6] = '10' (address range 0x80 0xBF: FIFO data access)
	$5 \cdot t_{CLKI}$		A[7,6] = '11' (address range 0xC0 0xFF: direct RAM access, FIFO interrupt registers) <sup>*</sup>
<i>t<sub>CYCLE</sub></i>			Cycle time between two consecutive /DS+/CS (/RD+/CS) _
	$1.5 \cdot t_{CLKI}$		A[7] = '0' (address range 0 $0x7F$ : normal register access)
			A[7,6] = '10' (address range 0x80 0xBF: FIFO data access)
	$5.5 \cdot t_{CLKI}$		– after byte access
	$6.5 \cdot t_{CLKI}$		– after word access
	$5.5 \cdot t_{CLKI}$		A[7,6] = '11' (address range 0xC0 0xFF: direct RAM access, FIFO interrupt registers)

Table 2.19: Symbols of read accesses in Figures 2.9 and 2.11

\*: See 'Short read method' on page 74.






Figure 2.12: Byte and word write access from 16 bit processors in mode 2 (Motorola) and mode 3 (Intel)

16 bit processors can either write data with byte or word access like shown in Figure 2.12. FIFO write access have 8 bit or 16 bit width alternatively. The 16 bit processor must support byte access because all other register write accesses must have a width of 8 bit.

/BE2 and /BE3 must always be '1'. /BE0 and /BE1 control the low byte and high byte of the data bus D15 . . D0 (see Table 2.18).

Data is written with  $\Box$  of (/DS + /CS) in mode 2 (Motorola) respectively with  $\Box$  of (/WR + /CS) in mode 3 (Intel, non-multiplexed). HFC-4S/8S requires a data setup time  $t_{DWRS}$  and a data hold time  $t_{DWRH}$ .


Address and /BE require a setup time  $t_{AS}$  which starts when all address and byte enable signals are valid. The hold time of these lines is  $t_{AH}$ .




 Table 2.20:
 Symbols of write accesses in Figures 2.10 and 2.12

Symbol	min / ns	max / ns	Characteristic
t <sub>AS</sub>	10		Address and /BE valid to /DS+/CS (/WR+/CS) _ setup time
$t_{AH}$	10		Address and /BE hold time after /DS+/CS (/WR+/CS) _
t <sub>DWRS</sub>	20		Write data setup time to /DS+/CS (/WR+/CS) ⊥
t <sub>DWRH</sub>	10		Write data hold time from /DS+/CS (/WR+/CS) ∟
t <sub>RWS</sub>	2		R/W setup time to /DS+/CS (/WR+/CS) ∟
t <sub>RWH</sub>	2		R/W hold time after /DS+/CS (/WR+/CS) ↓
$t_{WR}$	20		Write time
t <sub>IDLE</sub>			/DS+/CS (/WR+/CS) high time between two consecutive accesses
	$1.5 \cdot t_{CLKI}$		A[7] = '0' (address range 0 0x7F: normal register access)
			A[7,6] = '10' (address range 0x80 0xBF: FIFO data access)
	$3.5 \cdot t_{CLKI}$		– after byte access
	$4.5 \cdot t_{CLKI}$		– after word access
	$3.5 \cdot t_{CLKI}$		A[7,6] = '11' (address range 0xC0 0xFF: direct RAM access)





### **2.6.2.3** 8 bit processors in mode 4 (Intel, multiplexed)



8 bit processors read data like shown in Figure 2.13. Timing values are listed in Table 2.22.

/BE3 .../BE1 must always be '1'. /BE0 can be fixed to '0' or must be low during read access to switch the bus AD7 ...AD0 from tristate into data driven state.

Data can be read in mode 4 (Intel, multiplexed) with<sup>2</sup>

/BE0 = '0' and (/RD + /CS) = '0' and /WR = '1'.

The data bus is stable after  $t_{RDmin}$  and returns into tristate after  $t_{DRDH}$ .

Address and /BE0 (if not fixed to low) require a setup time  $t_{AS}$  which starts with the  $\neg$  of ALE. The hold time of these lines is  $t_{AH}$ . If two consecutive read accesses are on the same address, multiple register address write is not required.

 $<sup>^{2}/</sup>RD + /CS$  means logical OR function of the two signals.






Figure 2.14: Byte write access from 8 bit processors in mode 4 (Intel, multiplexed)


8 bit processors write data like shown in Figure 2.14. Timing values are listed in Table 2.23.

/BE3 ../BE1 must always be '1'. /BE0 controls the bus AD7 .. AD0 during the data phase and can be fixed to '0'.

Data is written with  $\Box$  of (/WR + /CS) in mode 4 (Intel, multiplexed). HFC-4S/8S requires a data setup time  $t_{DWRS}$  and a data hold time  $t_{DWRH}$ .

Address and /BE0 (if not fixed to low) require a setup time  $t_{AS}$  which starts with the  $\neg$  of ALE. The hold time of these lines is  $t_{AH}$ . If two consecutive write accesses are on the same address, multiple register address write is not required.





### 2.6.2.4 16 bit processors in mode 4 (Intel, multiplexed)

Figure 2.15: Word read access from 16 bit processors in mode 4 (Intel, multiplexed)

16 bit processors can either read data with byte or word access. Only 8 bits are used for address decoding. Thus the address on lines AD31 ... AD8 is ignored.

A word read is shown in Figure 2.15. FIFO and F-/Z-counter read access have 8 bit or 16 bit width alternatively. The 16 bit processor must support byte access because all other register read accesses must have a width of 8 bit.

/BE2 and /BE3 must always be '1'. /BE0 and /BE1 switch the bus AD15 ... AD0 during the data phase from tristate into data driven state (see Table 2.21 on page 84).

In mode 4 (Intel, multiplexed) the states

/BE = '0' and (/RD + /CS) = '0' and /WR = '1'

must be fulfilled to drive data out. The data bus is stable after  $t_{RDmin}$  and returns into tristate after  $t_{DRDH}$ .

Address and /BE require a setup time  $t_{AS}$  which starts with the  $\ \$  of ALE. The hold time of these lines is  $t_{AH}$ . If two consecutive read accesses are on the same address, multiple register address write is not required.

An 8 bit read access of a low byte is performed in the same way as it is done with 8 bit processors. Thus see Figure 2.13 for the timing specification. 8 bit read access of a high byte requires AD0 = '1' because the address is not decoded from /BE. Nevertheless, /BE[1:0] must be '01' to control lines AD15 . . AD0 during the data phase.






Figure 2.16: Word write access from 16 bit processors in mode 4 (Intel, multiplexed)

16 bit processors can either write data with byte or word access. Only 8 bits are used for address decoding. Thus the address on lines AD31 ... AD8 is ignored.

A word write is shown in Figure 2.16. FIFO write access have 8 bit or 16 bit width alternatively. The 16 bit processor must support byte access because all other register write accesses must have a width of 8 bit.


/BE2 and /BE3 must always be '1'. /BE0 and /BE1 control the low byte and high byte of the bus AD15 . . AD0 during the data phase (see Table 2.21 on page 84).

Data is written with  $\Box$  of /WR + /CS in mode 4 (Intel, multiplexed). HFC-4S/8S requires a data setup time  $t_{DWRS}$  and a data hold time  $t_{DWRH}$ .


Address and /BE require a setup time  $t_{AS}$  which starts with the  $\neg$  of ALE. The hold time of these lines is  $t_{AH}$ . If two consecutive write accesses are on the same address, multiple register address write is not required.

An 8 bit write access (low byte) is performed in the same way as it is done with 8 bit processors. Thus see Figure 2.14 for the timing specification. 8 bit write access of a high byte requires AD0 = '1' because the address is not decoded from /BE. Nevertheless, /BE[1:0] must be '01' to control the AD15 ...AD0 lines during the data phase.





### 2.6.2.5 32 bit processors in mode 4 (Intel, multiplexed)



32 bit processors can either read data with byte, word or double word access. Only 8 bits are used for address decoding. Thus the address on lines AD31 ... AD8 is ignored.

A double word read is shown in Figure 2.17. FIFO and Z-counter read access have 8 bit, 16 bit or 32 bit width alternatively, *F*-counter read access have 8 bit or 16 bit width alternatively. The 32 bit processor must support byte access because all other register read accesses must have a width of 8 bit.

AD[1]	AD[0]	/BE3	/BE2	/BE1	/BE0	Data access
'X'	'X'	'1'	'1'	'1'	'1'	no access
'0'	'0'	'1'	'1'	'1'	'0'	byte access on AD[7:0]
'0'	'1'	'1'	'1'	'0'	'1'	byte access on AD[15:8]
'1'	'0'	'1'	'0'	'1'	'1'	byte access on AD[23:16]
'1'	'1'	'0'	'1'	'1'	'1'	byte access on AD[31:24]
'0'	'0'	'1'	'1'	'0'	'0'	word access on AD[15:0]
'1'	'0'	'0'	'0'	'1'	'1'	word access on AD[31:16]
'0'	'0'	'0'	'0'	'0'	'0'	double word access

 Table 2.21: Data access width in mode 4

/BE3 .../BE0 switch the bus lines AD31 ... AD0 from tristate into data driven state during read access (see Table 2.21).

In mode 4 (Intel, multiplexed) the states

/BE = '0' and (/RD + /CS) = '0' and /WR = '1'

must be fulfilled to drive data out. The data bus is stable after  $t_{RDmin}$  and returns into tristate after  $t_{DRDH}$ .



Address and /BE require a setup time  $t_{AS}$  which starts with the  $\neg$  of ALE. The hold time of these lines is  $t_{AH}$ . If two consecutive read accesses are on the same address, multiple register address write is not required.

An 8 bit read access (low byte) is performed in the same way as it is done with 8 bit processors. Thus see Figure 2.13 for the timing specification. Accordingly a 16 bit read access (low word) is performed in the same way as it is done with 16 bit processors. This is shown in Figure 2.15. The requirements of other byte accesses and the high word access is specified in Table 2.21.

Symbol	min / ns	max / ns	Characteristic
t <sub>ALE</sub>	10		Address latch time
t <sub>ALEL</sub>	0		ALE L to /RD+/CS L
$t_{AS}$	10		Address and /BE valid to ALE $\$ setup time
$t_{AH}$	10		Address and /BE hold time after ALE $\$
t <sub>DRDZ</sub>	2		/RD+/CS $\Box$ to data buffer turn on time
t <sub>DRDH</sub>	2	15	/RD+/CS ⊥ to data buffer turn off time
t <sub>RD</sub>	20		Read time:
	20		AD[7] = '0' (address range 0 0x7F: normal register access)
	20		AD[7,6] = '10' (address range 0x80 0xBF: FIFO data access)
	$5 \cdot t_{CLKI}$		AD[7,6] = '11' (address range 0xC0 0xFF: direct RAM access, FIFO interrupt registers) $*$
<i>t<sub>CYCLE</sub></i>			Cycle time between two consecutive /RD+/CS ⊥
	$1.5 \cdot t_{CLKI}$		AD[7] = '0' (address range 0 0x7F: normal register access)
			AD[7,6] = '10' (address range 0x80 0xBF: FIFO data access)
	$5.5 \cdot t_{CLKI}$		– after byte access
	$6.5 \cdot t_{CLKI}$		<ul> <li>after word access</li> </ul>
	$8.5 \cdot t_{CLKI}$		<ul> <li>after double word access</li> </ul>
	$5.5 \cdot t_{CLKI}$		AD[7,6] = '11' (address range 0xC0 0xFF: direct RAM access, FIFO interrupt registers)

 Table 2.22: Symbols of read accesses in Figures 2.13, 2.15 and 2.17

\*: See 'Short read method' on page 74.






Figure 2.18: Double word write access from 32 bit processors in mode 4 (Intel, multiplexed)

32 bit processors can either write data with byte, word or double word access. Only 8 bits are used for address decoding. Thus the address on lines AD31 ... AD8 is ignored.

A double word write is shown in Figure 2.18. FIFO write access have 8 bit, 16 bit or 32 bit width alternatively. The 32 bit processor must support byte access because all other register write accesses must have a width of 8 bit.

/BE3 .../BE0 control the bus lines AD31 ... AD0 during data phase (see Table 2.21).

Data is written with  $\Box$  of /WR + /CS in mode 4 (Intel, multiplexed). HFC-4S/8S requires a data setup time  $t_{DWRS}$  and a data hold time  $t_{DWRH}$ .

Address and /BE require a setup time  $t_{AS}$  which starts with the  $\neg$  of ALE. The hold time of these lines is  $t_{AH}$ . If two consecutive write accesses are on the same address, multiple register address write is not required.


An 8 bit write access (low byte) is performed in the same way as it is done with 8 bit processors. Thus see Figure 2.14 for the timing specification. Accordingly a 16 bit write access (low word) is performed in the same way as it is done with 16 bit processors. This is shown in Figure 2.16. The requirements of other byte accesses and the high word access is specified in Table 2.21.



Table 2.23: Symbols of write accesses in Figures 2.14, 2.16 and 2.18

Symbol	min / ns	max / ns	Characteristic	
t <sub>ALE</sub>	10		Address latch time	
<i>t<sub>ALEL</sub></i>	0		ALE    to /WR+/CS	
$t_{AS}$	10		Address and /BE valid to ALE $\$ setup time	
$t_{AH}$	10		Address and /BE hold time after ALE $\Box$	
t <sub>DWRS</sub>	20		Write data setup time to /WR+/CS $\square$	
t <sub>DWRH</sub>	10		Write data hold time from /WR+/CS ∟	
$t_{WR}$	20		Write time	
t <sub>IDLE</sub>			/WR+/CS high time between two consecutive data write accesses	
	$1.5 \cdot t_{CLKI}$		AD[7] = '0' (address range 0 0x7F: normal register access)	
			AD[7,6] = '10' (address range 0x80 0xBF: FIFO data access)	
	$3.5 \cdot t_{CLKI}$		– after byte access	
	$4.5 \cdot t_{CLKI}$		– after word access	
	$6.5 \cdot t_{CLKI}$		– after double word access	
	$3.5 \cdot t_{CLKI}$		AD[7,6] = '11' (address range 0xC0 0xFF: direct RAM access)	





### 2.6.3 Examples of parallel processor connection circuitries

Figure 2.19: 8 bit Intel/Motorola processor circuitry example, mode 2






Figure 2.20: 16 bit Intel processor circuitry example, mode 4, multiplexed



# 2.7 Serial processor interface (SPI)

Table 2.24: Overview of the SPI interface pins

Number	Name	Description
194	/SPISEL	SPI device select low active
195	SPI_RX	SPI receive data input
196	SPI_TX	SPI transmit data output
200	SPICLK	SPI clock input

HFC-4S/8S has a serial processor interface (SPI) which is compatible with Motorola's SPI. CPUs and MCUs with SPI interface are also available from a variety of semiconductor vendors. The SPI interface has 4 pins as shown in Table 2.24. HFC-4S/8S supports only SPI slave mode.

The SPI interface mode is selected by MODE0 = '1' and MODE1 = '0' (pins 99 and 100) and connecting pin 200 to SPI clock. /SPISEL must be high during reset. The first positive edge on SPICLK switches the interface from parallel processor interface mode into SPI mode. This may be the first positive clock at the start of an SPI access.

### 2.7.1 SPI transactions

An SPI transaction of HFC-4S/8S has always a length of 16 bits. The first byte is a control byte, whereas the second byte contains data with MSB first. Only the first two bits of the control byte are used by the HFC-4S/8S SPI interface. The other six bits must be zero.

Four different transactions are defined by the two control bits. These are shown in Table 2.25. Depending on the  $R/\overline{W}$  bit the data byte is read from HFC-4S/8S or written into HFC-4S/8S.

	$\mathbf{R}/\overline{\mathbf{W}} = 0$	$\mathbf{R}/\overline{\mathbf{W}} = 1$
$\mathbf{A}/\overline{\mathbf{D}} = 0$	write data write address	read data
$\mathbf{A}/\overline{\mathbf{D}} = 1$	write address	read address

Table 2.25: SPI transaction matrix


The waveforms of an address or data write transaction are shown in Figure 2.21. HFC-4S/8S receives the control byte and the data byte with  $R/\overline{W} = '0'$  on line SPI\_RX. Pin SPI\_TX is not used for write transactions and has tri-state level all the time.

A read transaction is shown in Figure 2.22. HFC-4S/8S receives the control byte on line SPI\_RX and transmits the requested data byte on line SPI\_TX afterwards.


Any SPI transactions can be split by the SPI master into the control byte and the data byte with /SPISEL = '1'. In this case the transmission pauses and will be continued after /SPISEL returns to low level. An example for a split read transaction is shown in Figure 2.23. Write transactions can be split in the same way.

The SPI host is not allowed to break an SPI transaction by an interrupt service routine. Otherwise





**Figure 2.21:** *SPI write transaction*  $(R/\overline{W} = '0')$ 



**Figure 2.22:** *SPI read transaction* ( $R/\overline{W} = '1'$ )

master and slave could have different views wether a specific byte is a control or a data byte. If the SPI master cannot ensure this characteristic, interrupts must be disabled between control byte and data byte.




Figure 2.23: Split SPI read transaction

Every SPI transaction has a minimal length of 16 clock cycles. With  $f_{\text{SPICLK}} = 4$  MHz, e.g., a transaction takes 4 µs. HFC-4S/8S can operate with a maximum SPI clock of 25 MHz which leads to a minimal transaction time of

$$T_{trans,min} = \frac{16}{25\,\mathrm{MHz}} = 640\,\mathrm{ns} \ .$$

The HFC-4S/8S SPI protocol defines the following rules for transactions:

- 1. The SPI master is allowed to stop the SPI clock at any time. When the SPI clock is restarted afterwards, the transaction is continued as if it has not been stopped.
- 2. When the control byte is split (/SPISEL = '1') during a write or read transaction, it is ignored and the next received byte is expected to be a control byte.



- 3. When the data byte of a write transaction is split, it is ignored and the next received byte is expected to be the data byte again.
- 4. When the data byte of a read transaction is split, the transaction quits immediately (SPI\_TX is always tri-state when /SPISEL = '1'). The next received byte is expected to be the data byte again.
- 5. When an invalid control byte is received, it is ignored and the next received byte is expected to be a control byte.

### 2.7.2 Register write access

A register write access is a sequence of two SPI write transactions as shown in Figure 2.24. With the first transaction the SPI master specifies the register address (control byte is '0100 0000'). Afterwards, the new register value is transferred from the SPI master to HFC-4S/8S (control byte is '0000 0000').

It is allowed to execute multiple data write transactions to the same register address without address write transactions in between. This is shown in Figure 2.25 and is typically used for transmit FIFO data.




Figure 2.25: Multiple write access to the same register

Figures 2.24 and 2.25 show /SPISEL = '1' between the transactions. This splits the sequence into a address write transaction and one or several data write transactions. The split time has an arbitrary duration. It can also decrease to zero, which means that /SPISEL remains '0' for several transactions.



The HFC-4S/8S SPI protocol defines the following rules for transaction sequences:

- 1. Every data write transaction stores the received data byte into the register which has been selected with the last address write transaction.
- 2. When several consecutive address write transactions occur, the last address write transaction specifies the address for the next data access. All previous address write accesses are ignored, i.e. they have no effect to the HFC-4S/8S status.

### 2.7.3 Register read access

A register read access is a sequence of an SPI write transaction and an SPI read transaction as shown in Figure 2.26. The SPI master specifies the register address (control byte is '0100 0000') with a write transaction. Afterwards, HFC-4S/8S transfers the register value to the SPI master (control byte is '1000 0000') with one or several data read transactions.

It is allowed to execute multiple data read transactions to the same register address without address write transactions in between. This is shown in Figure 2.27 and is typically used for receive FIFO data.




Figure 2.26: Register read access (transaction sequence)




Figure 2.27: Multiple read access to the same register

Similar to register write accesses, the pause between transactions shown in Figures 2.26 and 2.27 have an arbitrary duration. They can also decrease to zero, which means that /SPISEL remains '0' for several transactions.

### 2.7.4 Register access duration

### Single data sequence

A register write or read access has a length of

$$T_{reg} = 2T_{trans} = \frac{32}{f_{\text{SPICLK}}}$$



if it is not split. This leads to a minimum access duration

$$T_{reg,min} = \frac{32}{25\,\mathrm{MHz}} = 1.28\,\mathrm{\mu s}$$

or a maximum data transfer rate of more than 760 KByte/s.

#### Multiple data sequence

Multiple accesses to the same register with a block of N data bytes have an duration of

$$T_{reg,N} = \frac{N+1}{2}T_{reg} = \frac{16(N+1)}{f_{\text{SPICLK}}}$$

if there are split times neither within nor between any transactions. With the maximum SPI clock frequency  $f_{\text{SPICLK}} = 25 \text{ MHz}$  and N = 16, e.g., the block transfer time is

$$T_{reg,N,min} = \frac{16 \cdot 17}{25 \,\text{MHz}} = 10.88 \,\mu\text{s} \,\text{(for } N = 16 \,\text{bytes)}$$

which means that more than 1.4 MByte/s can be transmitted through the HFC-4S/8S SPI interface with any block size of  $N \ge 16$ .

### 2.7.5 Register address read-back capability

The address read transaction with the control byte '1100 0000' can be executed to read the address of the currently selected register.

# **Important**!

Register address read-back cannot be used with some registers because this would change the register value. This is true for the following registers:

```
AddressRegister name0x1AR_BERT_ECL0x14R_CONF_OFLOW0x11R_IRQ_MISC0x12R_SCI0xC8R_IRQ_FIFO_BL0......0xCFR_IRQ_FIFO_BL7
```



### 2.7.6 Problems with interrupts during transaction sequences

The address read-back capability is useful for interrupt procedures, e.g., to save and restore the previous state:

This procedure is important to avoid data read or write to an unexpected register address after the transaction sequence has been split between transactions by an interrupt service routine. Please note, that transactions are not allowed to be split from the SPI master (see Section 2.7.1).

Some registers have no address read-back capability (see Section 2.7.5). It is mandatory to ensure that no interrupt service routine can split an SPI access to any of these registers. As these registers are typically accessed at the beginning of interrupt service routines, this requirement should be satisfied in normal applications. Otherwise interrupts must be disabled between the address write transaction and the data read or write transaction.



### 2.7.7 SPI connection circuitry




Figure 2.28: SPI connection circuitry



# 2.8 Register description

# 2.8.1 Write only registers

R_CIRM			(w) 0x00
Interrupt a All reset bi is pending.		-	oftware. It is not allowed to write any register while reset
Bits	Reset value	Name	Description
20	0	V_IRQ_SEL	IRQ pin selection in ISA PnP mode '000' = interrupt lines disable '001' = IRQ0 '010' = IRQ1 '011' = IRQ2 '100' = IRQ3 '101' = IRQ4 '110' = IRQ5 '111' = IRQ6
3	0	V_SRES	<b>Soft reset (reset group 0)</b> This reset is similar to the hardware reset. The selected I/O address (CIP) remains unchanged. The reset is active until the bit is cleared. '0' = deactivate reset '1' = activate reset
4	0	V_HFC_RES	HFC-reset (reset group 1) Sets all FIFO and HDLC registers to their initial values. The reset is active until the bit is cleared. '0' = deactivate reset '1' = activate reset
5	0	V_PCM_RES	PCM reset (reset group 2) Sets all PCM registers to their initial values. The reset is active until the bit is cleared. '0' = deactivate reset '1' = activate reset
6	0	V_ST_RES	<b>S/T-reset (reset group 3)</b> Sets all S/T interface registers to their initial values. The reset is active until the bit is cleared. '0' = deactivate reset '1' = activate reset
7	0	V_RLD_EPR	<b>EEPROM reload</b> '0' = normal operation '1' = reload EEPROM to SRAM This bit must be cleared by software. The reload is started when the bit is cleared.

(For reset group description see Table 12.4 on page 281.)



R	_CTRL			(w) 0x01
C	ommon c	ontrol reg	ister	
	Bits	Reset value	Name	Description
	0	0	(reserved)	Must be '0'.
	1	0	V_FIFO_LPRIO	FIFO access priority for host accesses '0' = normal priority '1' = low priority
	2	0	V_SLOW_RD	<b>One additional wait cycle for PCI read accesses</b> '0' = normal operation '1' = additional wait (must be set for 66 MHz PCI operation)
	3	0	V_EXT_RAM	Use external RAM The internal SRAM is switched off when external SRAM is used. '0' = internal SRAM is used in lower 32 kByte address space '1' = external SRAM is used
	4	0	(reserved)	Must be '0'.
	5	0	V_CLK_OFF	<b>CLK oscillator</b> '0' = normal operation '1' = CLK oscillator is switched off Except in PCI interface mode, this bit is reset at every write access to HFC-4S/8S. When PCI interface is used, this bit must be reset by software.
	76	0	V_ST_CLK	S/T clock selection '00' = system clock / 4 '01' = system clock / 8 '10' = system clock (normally unused) '11' = system clock / 2 (normally unused) S/T clock must be 6.144 MHz, system clock is normaly 24.576 MHz.



R_	_RAM_A	DDR0		(w)	0x08				
Ad	Address pointer, register 0								
1st	t address	byte for in	ternal/external SRAM a	ccess.					
	Bits	Reset value	Name	Description					
	70	0x00	V_RAM_ADDR0	Address bits 70					

R_	_RAM_A	DDR1		(w)	0x09
	•	<b>inter, regi</b> byte for ii	s <b>ter 1</b> nternal/external SRAM	access.	
	Bits	Reset value	Name	Description	
	70	0x00	V_RAM_ADDR1	Address bits 158	

R_R/	AM_AD	DR2		(w) 0x0A		
	Address pointer, register 2 High address bits for internal/external SRAM access and access configuration.					
В	Bits	Reset value	Name	Description		
3	0	0	V_RAM_ADDR2	Address bits 1916		
5	54		(reserved)	Must be '00'.		
6	)	0	V_ADDR_RES	Address reset '0' = normal operation '1' = address bits 019 are set to zero This bit is automatically cleared.		
7	,	0	V_ADDR_INC	Address increment '0' = no address increment '1' = automatically increment of the address after every write or read on register R_RAM_DATA Note: This feature can only be used with the internal SRAM. When external SRAM is used, this bit must be '0'.		



R	_RAM_MI	ISC	(w	) <b>0x0C</b>		
R	RAM size setup and miscellaneous functions register					
	Bits	Reset value	Name	Description		
	10	0	V_RAM_SZ	RAM size '00' = $32k \times 8$ '01' = $128k \times 8$ '10' = $512k \times 8$ '11' = reserved After setting V_RAM_SZ to a value different from '00' a soft reset should be initiated.		
	32		(reserved)	Must be '00'.		
	4	0	V_PWM0_16KHZ	<b>16 kHz signal on pin PWM0</b> '0' = normal PWM0 function '1' = 16 kHz output		
	5	0	V_PWM1_16KHZ	<b>16 kHz signal on pin PWM1</b> '0' = normal PWM1 function '1' = 16 kHz output		
	6		(reserved)	Must be '0'.		
	7	0	V_FZ_MD	Exchange $F$ -/Z-counter context (for transmit FIFOs only) '0' = A_Z1L, A_Z1H = $Z1(F1)$ and A_Z2L, A_Z2H = $Z2(F1)$ (normal operation) '1' = A_Z1L, A_Z1H = $Z1(F1)$ and A_Z2L, A_Z2H = $Z2(F2)$ (exchanged operation) This bit can be used to check the actual RAM usage of transmit FIFOs.		



# 2.8.2 Read only registers

R_RAM_USE				(r)	0x15
SRAM duty factor					
Us	age of S	RAM acce	ss bandwidth by the int	ternal data processor.	
	Bits	Reset value	Name	Description	
	70		V_SRAM_USE	<b>Relative duty factor</b> 0x00 = 0% bandwidth used 0x7C = 100% bandwidth used	

R_CHIP_ID				(r) 0:	x16
Chip identification register					
	Bits	Reset value	Name	Description	
	30	0	V_PNP_IRQ	IRQ assigned by the PnP BIOS (only in ISA PnP mode) V_IRQ_SEL in register R_CIRM must be set to the value corresponding to the hardware connec IRQ lines.	
	74		V_CHIP_ID	Chip identification code '1100' means HFC-4S, '1000' means HFC-8S.	

R_	_CHIP_R	V		( <b>r</b> )	0x1F
HF	-C-4S/8S	erevision			
	Bits	Reset value	Name	Description	
	30	1	V_CHIP_RV	<b>Chip revision 1</b> (Engineering samples were revision 0.)	
	74	0	(reserved)		




# 2.8.3 Read/write register


R	R_RAM_DATA			(r/w)	0xC0	
SF	SRAM data access					
Di	irect acce	ess to interr	al/external SRAM	1		
	Bits	Reset value	Name	Description		
	70		V_RAM_DATA	SRAM data access The address must be written in R_RAM_ADDR0R_RAM_A		



Chapter 3

# HFC-4S/8S data flow







# **3.1** Data flow concept

### 3.1.1 Overview

HFC-4S/8S has a programmable data flow unit, in which the FIFOs are connected to the PCM and the S/T interfaces. Moreover the data flow unit can directly connect PCM and S/T interfaces or two PCM time slots <sup>1</sup>.

The fundamental features of the HFC-4S/8S data flow are as follows:

- programmable interconnection capability between FIFOs, PCM time slots and S/T-channels
- 4 (HFC-4S) resp. 8 (HFC-8S) S/T interfaces
- in transmit and receive direction there are
  - up to 32 FIFOs each
  - 32, 64 or 128 PCM time slots each
  - 32 HFC-channels each to connect the above-mentioned data interfaces
- 3 data flow modes to satisfy different application tasks
- subchannel processing for bitwise data handling

The complete HFC-4S/8S data flow block diagram is shown in Figure 3.1. Basically, data routing requires an allocation number at each block. So there are three areas where numbering is based on FIFOs, HFC-channels and PCM time slots.

FIFO handling and HDLC controller, PCM and S/T interfaces are described in Chapters 4 to 6. So this chapter deals with the data flow unit which is located between and including the HFC-channel assigner, the PCM slot assigner and the S/T interface assigner.

### **3.1.2** Term definitions

Figure 3.2 clarifies the relationship and the differences between the numbering of FIFOs, HFCchannels and PCM time slots. The inner circle symbolizes the HFC-channel oriented part of the data flow, while the outer circle shows the connection of three data sources and data drains respectively. The S/T interfaces have a fixed mapping between HFC-channels and S/T-channels so that there is no need of a separate S/T-channel numbering.

- **FIFO:** The FIFOs are buffers between the universal bus interface and the PCM and S/T interfaces. The HDLC controllers are located on the non host bus side of the FIFOs. The number of FIFOs depends on the FIFO size configuration (see Section 4.3) and starts with number 0. The maximum FIFO number is 31. Furthermore data directions transmit and receive are associated with every FIFO number.
- **HFC-channel:** HFC-channels are used to define data paths between FIFOs on the one side and PCM and S/T interfaces on the other side. The HFC-channels are numbered 0..31. Furthermore data directions transmit and receive are associated with every HFC-channel number.

<sup>&</sup>lt;sup>1</sup>In this data sheet the shorter expression "slot" instead of "time slot" is also used with the same meaning.






Figure 3.2: Areas of FIFO oriented, HFC-channel oriented and PCM time slot oriented numbering

It is important not to mix up the HFC-channels of the here discussed data flow (inner circle of Figure 3.2) with the S/T-channels of the multiple S/T interfaces.

**PCM time slot:** The PCM data stream is organized in time slots. The number of PCM time slots depends on the data rate, i.e. there are 32 time slots with 2 MBit/s (numbered 0..31), 64 time slots with 4 MBit/s (numbered 0..63) or 128 time slots with 8 MBit/s (numbered 0..127). Every PCM time slot exists both in transmit and receive data directions.

Each FIFO, HFC-channel and PCM time slot number exist for transmit and receive direction. The data rate is always 8 kByte/s for every S/T-channel and every PCM time slot. FIFOs, HFC-channels, S/T-channels and PCM time slots have always a width of 8 bit.

# 3.2 Flow controller

### 3.2.1 Overview

The various connections between FIFOs, S/T-channels and PCM time slots are set up by programming the flow controller, the HFC-channel assigner and the PCM slot assigner.

The flow controller sets up connections between FIFOs and the S/T interfaces, FIFOs and the PCM interface and between the S/T interfaces and the PCM interface. Bitmap V\_DATA\_FLOW in register A\_CON\_HDLC (which exists for every FIFO) configures these connections. The numbering of transmit and corresponding receive FIFOs, HFC-channels and PCM time slots is independent from each other. But in practice the connection table is more clear if the same number is chosen for corresponding transmit and receive direction.

A direct connection between two PCM time slots can be set up inside the PCM slot assigner and will be described in Section 3.3.

The flow controller operates on HFC-channel data. Nevertheless it is programmed with a bitmap of a FIFO-indexed array register. With this concept it is possible to change the FIFO-to-HFC-channel assignment of a ready-configured FIFO without re-programming its parameters again.



The internal structure of the flow controller contains

- 4 switching buffers, i.e. one for the S/T and PCM interface in transmit and receive direction each and
- 3 switches to control the data paths.

### 3.2.2 Switching buffers

The switching buffers decouple the data inside the flow controller from the data that is transmitted/received from/to the S/T and PCM interfaces. With every 125  $\mu$ s cycle the switching buffers change their pointers.

If a byte is read from the FIFO and written into a switching buffer, it is transmitted by the connected interface during the *next* 125  $\mu$ s cycle. In the reverse case, a received byte which is stored in a switching buffer is copied to the FIFO during the next 125  $\mu$ s cycle.

A direct PCM-to-S/T connection delays each data byte two cycles. That means the received byte is stored in the switching buffer during the first  $125 \,\mu s$  cycle, then copied into the transmit buffer during the second  $125 \,\mu s$  cycle and finally transmitted from the interface during the third  $125 \,\mu s$  cycle. If the conference unit is switched on, there is an additional  $125 \,\mu s$  delay, because the summation of the whole frame is processed in the memory (see Section 8).

### 3.2.3 Timed sequence

The data transmission algorithm of the flow controller is FIFO-oriented and handles all FIFOs, and of course all connected HFC-channels, every  $125 \,\mu s$  in the following sequence:

- FIFO[0,TX]
   FIFO[0,RX]
   FIFO[1,TX]
   FIFO[1,RX]
   FIFO[1,RX]
- 63. FIFO[*n*,TX]
- 64. FIFO[*n*,RX]

The number of existing FIFOs, and consequently the value of *n*, depends on the FIFO configuration (see Table 4.3 on page 157). In any case *n* cannot exceed 31. There are other configurations with n = 15, n = 7 and n = 3.

If a faulty configuration writes data from several sources into the same switching buffer, the last write access overwrites the previous ones. Only in this case it is necessary to know the process sequence of the flow controller.

HFC-4S/8S has three data flow modes. One of them (*FIFO sequence mode*) is used to configure a programmable FIFO sequence which can be used instead of the ascending FIFO numbering. This is explained in Section 3.4.



### **3.2.4** Transmit operation (FIFO in transmit data direction)

In transmit operation one HDLC or transparent byte is read from a FIFO and can be transmitted to the S/T and the PCM interface as shown in Figure 3.3. Furthermore, data can be transmitted from the S/T interface to the PCM interface. From the flow controller point of view, the switches select the source for outgoing data. They are controlled by bitmap V\_DATA\_FLOW[2..1] in register A\_CON\_HDLC[*n*,TX] where *n* is a FIFO number. Transmit operation is configured with V\_FIFO\_DIR = '0' in the multi-register R\_FIFO.




Figure 3.3: The flow controller in transmit operation

- FIFO data is only transmitted to the S/T interface if  $V_DATA_FLOW[1] = '0'$ .
- The PCM interface can transmit a data byte which comes either from the FIFO or from the S/T interface. Bit V\_DATA\_FLOW[2] selects the source for the PCM transmit slot (see Figure 3.3). The receiving S/T-channel has always the same number as the transmitting S/T-channel .
- Bit V\_DATA\_FLOW[0] is ignored in transmit operation.

### **3.2.5** Receive operation (FIFO in receive data direction)

Figure 3.4 shows the flow controller structure in receive operation. The two switches are controlled by bitmap V\_DATA\_FLOW[1..0] in register A\_CON\_HDLC[n,RX] where n is a FIFO number. Receive operation is configured with V\_FIFO\_DIR = '1' in multi-register R\_FIFO. FIFO data can either be received from the S/T or PCM interface. Furthermore, data can be transmitted from the PCM interface to the S/T interface.






Figure 3.4: The flow controller in receive FIFO operation

- Bit V\_DATA\_FLOW[0] selects the source for the receive FIFO which can either be the PCM or the S/T interface.
- Furthermore, the received PCM byte can be transferred to the S/T interface. This requires bit  $V\_DATA\_FLOW[1] = '1'$ .
- Bit V\_DATA\_FLOW[2] is ignored in receive FIFO operation.

### **3.2.6** Connection summary

Table 3.1 shows the flow controller connections as a whole. Bidirectional connections  $^2$  are pointed out with a gray box because they are typically used to establish the data transmissions. All rows have an additional connection to a second destination.

The most important connections are bidirectional data transmissions. For these connections it is possible to manage the configuration programming of V\_DATA\_FLOW with only three different values for transmit and receive FIFO operations. Table 3.2 shows the suitable programming values which can be used to simplify the programming algorithm.

 $<sup>^{2}</sup>$ In fact, all connections are unidirectional. However, in typical applications there is always a pair of transmit and receive data channels which belong together. Instead of "transmit and corresponding receive data connection" the shorter expression "bidirectional connection" is used in this data sheet.



V_DATA_FLOW		nsmit _DIR = '0')	Reco (V_FIFO_	
'000' '001'	$\begin{array}{rcl} \text{FIFO} & \rightarrow & \text{PCM} \\ \text{FIFO} & \rightarrow & \text{S/T} \end{array}$	$\begin{array}{rcl} \text{FIFO} & \rightarrow & \text{S/T} \\ \text{FIFO} & \rightarrow & \text{PCM} \end{array}$	$\begin{array}{rcl} \text{FIFO} & \leftarrow & \text{S/T} \\ \text{FIFO} & \leftarrow & \text{PCM} \end{array}$	
'010' '011'	$FIFO \rightarrow PCM$	$FIFO \rightarrow PCM$	$\begin{array}{rrrr} \text{FIFO} & \leftarrow & \text{S/T} \\ \hline & \text{FIFO} & \leftarrow & \text{PCM} \end{array}$	$\begin{array}{rcl} S/T & \leftarrow & PCM \\ S/T & \leftarrow & PCM \end{array}$
'100' '101'		$\begin{array}{rcl} \text{FIFO} & \rightarrow & \text{S/T} \\ \text{S/T} & \rightarrow & \text{PCM} \end{array}$	$FIFO \leftarrow S/T$ $FIFO \leftarrow PCM$	
'110' '111'		$S/T \rightarrow PCM$ $S/T \rightarrow PCM$	$S/T \leftarrow PCM$ $S/T \leftarrow PCM$	

 Table 3.1: Flow controller connectivity

Table 3.2: V\_DATA\_FLOW programming values for bidirectional connections

Conne	ction		V_FIFO_DIR	Required V_DATA_FLOW	Recommended V_DATA_FLOW
FIFO	$\rightarrow$	S/T	'0' (TX)	'x0x'	20002
FIFO	$\leftarrow$	S/T	'1' (RX)	'xx0'	'000'
FIFO	$\rightarrow$	PCM	'0' (TX)	'0xx'	10041
FIFO	$\leftarrow$	PCM	'1' (RX)	'xx1'	'001'
S/T	$\rightarrow$	PCM	'0' (TX)	'1xx'	11 1 01
S/T	$\leftarrow$	PCM	'1' (RX)	'x1x'	'110'

## Important !

There is one execption in data flow programming, when the DTMF controller is required for a FIFO  $\rightarrow$  S/T connection:

 $V\_DATA\_FLOW = '100'$  is recommended in this case.

Please see Section 9.4 on page 261 for a detailed explanation.



## 3.3 Assigners

The data flow block diagram in Figure 3.1 contains three assigners. These functional blocks are used to connect FIFOs, S/T-channels and PCM time slots to the HFC-channels.

#### **3.3.1** HFC-channel assigner

The HFC-channel assigner interconnects FIFOs and HFC-channels. Its functionality depends on the data flow mode described in Section 3.4.

#### 3.3.2 PCM slot assigner

The PCM slot assigner can connect each PCM time slot to an arbitrary HFC-channel. Therefore, for a selected time slot<sup>3</sup> the connected HFC-channel number and data direction must be written into register A\_SL\_CFG[SLOT] as follows:

Register setup:	
A_SL_CFG[SLOT]: V_CH_SDIR = <hfc-channel data="" direction=""> : V_CH_SNUM = <hfc-channel number=""></hfc-channel></hfc-channel>	

Typically, the data direction of a HFC-channel and its connected PCM time slot is the same.

If two PCM time slots are connected to each other, incoming data on a slot is transferred to the PCM slot assigner and stored in the PCM receive switching buffer of the connected HFC-channel. From there it is read (i.e. same HFC-channel) and transmitted to a transmit PCM time slot.

#### 3.3.3 S/T interface assigner

Table 3.3 shows the assignment between HFC-channels and the S/T-channels . There is no possibility to change this allocation, so there are no registers for programming the S/T interface assigner.

If S/T-channels are coded as

B1-channel	=	0
B2-channel	=	1
D-channel	=	2
E-channel	=	3

it is possible to calculate

HFC-channel number = interface number  $\cdot 4 + S/T$ -channel code .

For a given HFC-channel number the belonging S/T-channel is calculated with<sup>4</sup>

interface number = HFC-channel number div 4 S/T-channel code = HFC-channel number mod 4.

 $^{3}$ A time slot is specified by writing its number and data direction into register R\_SLOT. Then all accesses to the slot array registers belong to this time slot. Please see Chapter 6 for details.

<sup>&</sup>lt;sup>4</sup>div is the integer division. mod is the division remainder.  $i \mod j = (i/j - i \operatorname{div} j) \cdot j$ .



HFC-channel	S/T-channel	HFC-channel	S/T-channel	HFC-channel	S/T-channel
number direction	interface channel direction	number direction	interface channel direction	number direction	interface channel direction
[0,TX]	#0 B1 TX	[12,TX]	#3 B1 TX	[24,TX]	#6 B1 TX
[0,RX]	#0 B1 RX	[12,RX]	#3 B1 RX	[24,RX]	#6 B1 RX
[1,TX]	#0 B2 TX	[13,TX]	#3 B2 TX	[25,TX]	#6 B2 TX
[1,RX]	#0 B2 RX	[13,RX]	#3 B2 RX	[25,RX]	#6 B2 RX
[2,TX]	#0 D TX	[14,TX]	#3 D TX	[26,TX]	#6 D TX
[2,RX]	#0 D RX	[14,RX]	#3 D RX	[26,RX]	#6 D RX
[3,TX]	#0 – TX	[15,TX]	#3 – TX	[27,TX]	#6 – TX
[3,RX]	#0 E RX	[15,RX]	#3 E RX	[27,RX]	#6 E RX
[4,TX]	#1 B1 TX	[16,TX]	#4 B1 TX	[28,TX]	#7 B1 TX
[4,RX]	#1 B1 RX	[16,RX]	#4 B1 RX	[28,RX]	#7 B1 RX
[5,TX]	#1 B2 TX	[17,TX]	#4 B2 TX	[29,TX]	#7 B2 TX
[5,RX]	#1 B2 RX	[17,RX]	#4 B2 RX	[29,RX]	#7 B2 RX
[6,TX]	#1 D TX	[18,TX]	#4 D TX	[30,TX]	#7 D TX
[6,RX]	#1 D RX	[18,RX]	#4 D RX	[30,RX]	#7 D RX
[7,TX]	#1 – TX	[19,TX]	#4 – TX	[31,TX]	#7 – TX
[7,RX]	#1 E RX	[19,RX]	#4 E RX	[31,RX]	#7 E RX
[8,TX]	#2 B1 TX	[20,TX]	#5 B1 TX		
[8,RX]	#2 B1 RX	[20,RX]	#5 B1 RX		
[9,TX]	#2 B2 TX	[21,TX]	#5 B2 TX		
[9,RX]	#2 B2 RX	[21,RX]	#5 B2 RX		
[10,TX]	#2 D TX	[22,TX]	#5 D TX		
[10,RX]	#2 D RX	[22,RX]	#5 D RX		
[11,TX]	#2 – TX	[23,TX]	#5 – TX		
[11,RX]	#2 E RX	[23,RX]	#5 E RX		

Table 3.3: S/T interface assigner

In both cases the equivalence

HFC-channel direction = S/T-channel direction

is valid.

## Important !

HFC-4S has only four S/T interfaces. For this reason, only HFC-channels 0..15 can be used from the S/T interface assigner. Nevertheless, HFC-channels 16..31 are available for the data flow programming.



#### **3.3.4** Assigner summary

The three different assigner types of HFC-4S/8S are shown in Figure 3.5. Assigner programming is always handled with array registers. This can be a FIFO array register or a PCM slot array register.

- The S/T interface assigner is not programmable. Every HFC-channel is connected to a specific S/T-channel like shown in Table 3.3.
- The PCM slot assigner is programmed by register A\_SL\_CFG[SLOT]. The PCM time slot must be selected before by writing the desired slot number and direction into register R\_SLOT.
- The HFC-channel assigner programming depends on the data flow mode which is described in Section 3.4. This section explains in what cases the assigner is programmable and how this can be done. Figure 3.5 gives a hint, that the programming procedure is handled with the array register A\_CHANNEL[FIFO]. Please see section 3.4 for details and restrictions.




Figure 3.5: Overview of the assigner programming





## **3.4 Data flow modes**

The internal operation of the HFC-channel assigner and the subchannel processor depends on the selected data flow mode. Three modes are available and will be described in this section:

- *Simple Mode* (SM),
- Channel Select Mode (CSM) and
- FIFO Sequence Mode (FSM)

Various array registers are available to configure the data flow. Unused FIFOs and PCM time slots should remain in their reset state.

FIFO array registers are indexed by R\_FIFO in most cases. But there are some exceptions depending on the data flow mode and the target array register. Table 3.4 shows all FIFO array registers and their index registers at the different data flow modes.

#### 3.4.1 Simple Mode (SM)

#### **3.4.1.1** Mode description

In *Simple Mode* (SM) only one-to-one connections are possible. That means one FIFO, one S/Tchannel or one PCM time slot can be connected to each other. The number of connections is limited by the number of FIFOs. It is possible to establish as many connections as there are FIFOs<sup>5</sup>. The actual number of FIFOs depends on the FIFO setup (see Section 4.3).

Simple Mode is selected with  $V_DF_MD = '00'$  in register R\_FIFO\_MD. All FIFO array registers are indexed by the multi-register R\_FIFO (address 0x0F) in this data flow mode.

The FIFO number is always the same as the HFC-channel number. Thus, the HFC-channel assigner cannot be programmed in *Simple Mode*. In contrast to this, the PCM time slot number can be chosen independently from the HFC-channel number.

Due to the fixed correspondence between FIFO number and HFC-channel, a pair of transmit and receive FIFOs is allocated even if a bidirectional data connection between the PCM interface and the S/T interface is established without using the FIFO. <u>Nevertheless, in this case the FIFO must be</u> enabled to enable the data transmission.

A direct coupling of two PCM time slots uses a PCM switching buffer and no FIFO has to be enabled. This connection requires a HFC-channel number (resp. the same FIFO number). An arbitrary HFC-channel number can be chosen. If there are less than 32 transmit and receive FIFOs each, it is usefull to choose a HFC-channel number that is greater than the maximum FIFO number. This saves FIFO resources where no data is stored in a FIFO.

<sup>&</sup>lt;sup>5</sup>Except PCM-to-PCM connections which do not need a FIFO resource if the involved HFC-channel number is higher than the maximum FIFO number.

Cologne Chip

	Array	y register		Index register in			Index meaning in				
Context	name	address		SM	CSM		FSM	SM	CS	М	FSM
FIFO data counters	0x04	A_Z1L[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO
	÷										
	0x07	A_Z2H[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO
FIFO frame counters	0x0C	A_F1[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO
	÷										
	0x0D	A_F2[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO
FIFO configuration	0x0E	A_INC_RES_FIFO[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO
FIFO data access	0x80	A_FIFO_DATA0[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO
	÷										
	0x84	A_FIFO_DATA0_NOINC[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO
Subchannel processor	0xF4	A_CH_MSK[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	HFC-channel	HFC-ch	nannel	HFC-channel
FIFO configuration	0xFA	A_CON_HDLC[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO
Subchannel Processor	0xFB	A_SUBCH_CFG[FIFO]	R	_FIFO	R_FIFO	R_F	SM_IDX	FIFO	FIF	0	list index
FIFO configuration	0xFC	A_CHANNEL[FIFO]	R	_FIFO	R_FIFO	R_F	SM_IDX	FIFO	FIF	0	list index
FIFO configuration	0xFD	A_FIFO_SEQ[FIFO]	R	_FIFO	R_FIFO	R_F	SM_IDX	FIFO	FIF	0	list index
FIFO configuration	0xFF	A_IRQ_MSK[FIFO]	R	_FIFO	R_FIFO	R	_FIFO	FIFO	FIF	0	FIFO

#### **Table 3.4:** Index registers of the FIFO array registers (sorted by address)

### Please note !

The index of FIFO array registers is always denoted '[FIFO]' even if the meaning is different from this in particular cases (grey marked fields in Table 3.4).



#### 3.4.1.2 Subchannel processing

If the data stream of a FIFO does not require full 8 kByte/s data rate, the subchannel processor might be used. Unused bits can be masked out and replaced by bits of an arbitrary mask byte which can be specified in A\_CH\_MSK.

For D- and E-channel processing the subchannel functionality must be enabled. Only two bits of a data byte are processed every  $125 \,\mu s$ .

In transparent mode only the non-masked bits of a byte are processed. Masked bits are taken from register A\_CH\_MSK. So the effective FIFO data rate always remains 8 kByte/s whereas the usable data rate depends on the number of non-masked bits.

In HDLC mode the data rate of the FIFO is reduced according to how many bits are not masked out.

Please see Section 3.5 on page 135 for details concerning the subchannel processor.

#### 3.4.1.3 Example for SM

Figure 3.6 shows an example with four bidirectional connections (**①** FIFO-to-S/T, **②** FIFO-to-PCM, **③** PCM-to-S/T and **④** PCM-to-PCM). The FIFO box on the left side contains the number and direction information of the used FIFOs. The S/T and PCM boxes on the right side contain the S/Tchannels and PCM time slot numbers and directions which are used in this example. Black lines illustrate data paths, whereas dotted lines symbolize blocked resources. These are not used for the data transmission, but they are necessary to enable the settings.

## Please note !

All settings in Figure 3.6 are configured in bidirectional data paths due to typical applications of HFC-4S/8S. However, transmit and receive directions are independent from each other and could occur one at a time as well.

The following settings demonstrate the required register values to establish the connections. All involved FIFOs have to be enabled with either  $V\_HDLC\_TRP = '1'$  (transparent mode and implicit FIFO enable) or  $V\_TRP\_IRQ \neq 0$  (explicit FIFO enable) in register A\_CON\_HDLC[FIFO].

The subchannel processor and the conference unit are not used in this example. For this reason, registers A\_SUBCH\_CFG, A\_CH\_MSK and A\_CONF remain in their reset state.

#### **1** FIFO-to-S/T

As HFC-channel and FIFO numbers are the same in SM, a selected S/T-channel specifies the corresponding FIFO (and same in inverse, of course). There is no need of programming the HFC-channel assigner.

To set up a FIFO-to-S/T connection, the desired S/T channel has to be chosen and the linked FIFO (see Table 3.3) has to be programmed. Due to the user's requirements,  $V\_REV$  can be programmed either to normal or inverted bit order of the FIFO data.

HDLC or transparent mode (V\_HDLC\_TRP) can freely be chosen as well. In addition to the settings shown here, a periodic interrupt (in transparent mode) or a *end of frame* interrupt (in HDLC mode) can be enabled.

If HDLC mode is chosen, the FIFO must be enabled with V\_TRP\_IRQ  $\neq 0$ .






Figure 3.6: SM example



Register setup:				(SM <b>1</b> TX)
R_FIFO :	V_FIFO_DIR	= 0	(transmit FIFO)	
:	V_FIFO_NUM	= 9	(FIFO #9)	
:	V_REV	= 0	(normal bit order)	
A_CON_HDLC[9,TX]:	V_IFF	= 0	(0x7E as inter frame fill)	
:	V_HDLC_TRP	= 0	(HDLC mode)	
:	V_TRP_IRQ	= 1	(enable FIFO)	
:	V_DATA_FLOW	= '000'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$	

Register setup:		(SM <b>1</b> RX)
R_FIFO	$: V_{FIFO}DIR = 1$ (	(receive FIFO)
	$: V_FIFO_NUM = 9$ (	(FIFO #9)
	$: V_{REV} = 0 \qquad ($	(normal bit order)
A_CON_HDLC[9,F	$X]: V\_IFF = 0 \qquad ($	(0x7E as inter frame fill)
	$: V_HDLC_TRP = 0 \qquad ($	(HDLC mode)
	: $V_{TRP_{IRQ}} = 1$ (	(enable FIFO)
	$: V_DATA_FLOW = '000'$ (	(FIFO $\leftarrow$ S/T)

#### **2** FIFO-to-PCM

The FIFO-to-PCM connection can use different numbers for the involved HFC-channels and PCM time slots. The desired numbers are linked together in the PCM slot assigner.

As the S/T interface assigner links the HFC-channels to the S/T channels, every used HFCchannel blocks the connected S/T channel. In this example the B2-channel of the S/T interface #4 is blocked in both transmit and receive directions for HFC-8S. As this interface does not exist for HFC-4S, in this case the HFC-channels are unassigned and do not block any S/T resource.

Again, V\_REV and V\_HDLC\_TRP can freely be chosen according to the user's requirements. As in the previous setting, a periodic interrupt in transperant mode or a *end of frame* interrupt in HDLC mode can be enabled.

Register setup:				(SM <b>2</b> TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)	
	: V_FIFO_NUM	= 17	(FIFO #17)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[17,TX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	= '001'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$	
R_SLOT	: V_SL_DIR	= 0	(transmit slot)	
	: V_SL_NUM	= 23	(slot #23)	
A_SL_CFG[23,TX]	: V_CH_SDIR	= 0	(transmit HFC-channel)	
	: V_CH_SNUM	= 17	(HFC-channel #17)	
	: V_ROUT	= '10'	(data to pin STIO1)	



Register setup:				(SM <b>2</b> RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 17	(FIFO #17)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[17,RX	[]: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	/ = '001'	$(FIFO \leftarrow PCM)$	
R_SLOT	: V_SL_DIR	= 1	(receive slot)	
	: V_SL_NUM	= 23	(slot #23)	
A_SL_CFG[23,RX]	: V_CH_SDIR	= 1	(receive HFC-channel)	
	: V_CH_SNUM	= 17	(HFC-channel #17)	
	: V_ROUT	= '10'	(data from pin $STIO2$ )	

#### **3** PCM-to-S/T

A direct PCM-to-S/T coupling is shown in the third connection set. The array registers of FIFO[12,TX] and FIFO[12,RX] contain the data flow settings, so they must be configured and the FIFOs must be enabled to switch on the data transmission. This is done with either V\_HDLC\_TRP = '1' (transparent mode and implicit FIFO enable) or V\_TRP\_IRQ  $\neq 0$  (explicit FIFO enable) in register A\_CON\_HDLC[FIFO].

In receive direction, data is stored in the connected FIFO. But it is not used and needs not to be read. A FIFO overflow has no effect and can be ignored. Consequently, the V\_HDLC\_TRP setting has no effect to the transferred data between the PCM and the S/T interface neither in receive nor in transmit direction. A PCM-to-S/T connection operates always in transparent mode.

For a PCM-to-S/T connection, the data direction changes between the two interfaces. In detail, data is received on a RX line and then transmitted on a TX line to the other interface. Therefore, a TX-RX-exchanger is inserted for this connection. The blocked FIFOs are on the PCM side of the TX-RX-exchanger. Like shown in the register setting below, data direction of FIFO, S/T and PCM lines are never mixed up when programming the assigners in *Simple Mode*.

Register setup:				(SM <b>3</b> TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)	
	: V_FIFO_NUM	= 12	(FIFO #12)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[12,TX	[]: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 1	(transparent mode)	
	: V_TRP_IRQ	= 0	(interrupt disabled)	
	: V_DATA_FLOW	<i>I</i> = '110'	$(S/T \to PCM)$	
R_SLOT	: V_SL_DIR	= 0	(transmit slot)	
	: V_SL_NUM	= 22	(slot #22)	
A_SL_CFG[22,TX]	: V_CH_SDIR	= 0	(transmit HFC-channel)	
	: V_CH_SNUM	= 12	(HFC-channel #12)	
	: V_ROUT	= '10'	(data to pin STIO1)	



Register setup:				(SM 🕄 RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 12	(FIFO #12)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[12,RX	]: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 1	(transparent mode)	
	: V_TRP_IRQ	= 0	(interrupt disabled)	
	: V_DATA_FLOW	<i>I</i> = '110'	$(FIFO \leftarrow S/T, S/T \leftarrow PCM)$	
R_SLOT	: V_SL_DIR	= 1	(receive slot)	
	: V_SL_NUM	= 22	(slot #22)	
A_SL_CFG[22,RX]	: V_CH_SDIR	= 1	(receive HFC-channel)	
	: V_CH_SNUM	= 12	(HFC-channel #12)	
	: V_ROUT	= '10'	(data from pin $STIO2$ )	

#### **4** PCM-to-PCM

A PCM-to-PCM configuration does not occupy any FIFO resources. An example is shown in the last connection set. HFC-channel[31,RX] is used to connect PCM slot[4,RX] to PCM slot[5,TX]. Data from PCM slot[5,RX] to PCM slot[4,TX] is transferred through HFC-channel[31,TX].

A HFC-channel loop is easily established by linking two PCM time slots to the same HFCchannel. It is a good choice to select a HFC-channel which is not assigned to a S/T channel to avoid waste of resources. In this example, with HFC-4S no resources are blocked, while with HFC-8S an normally not used E-channel is blocked.

Register setu	p:		(SM <b>4</b> no. 1)
R_SLOT	$: V\_SL\_DIR = 1$ $: V\_SL\_NUM = 4$	(receice slot) (slot #4)	
A_SL_CFG[4	$[RX]: V_CH_SDIR = 1$ $: V_CH_SNUM = 31$ $: V_ROUT = '11'$	(receive HFC-channel) (HFC-channel #31) (data from pin STIO1 )	
R_SLOT	$: V\_SL\_DIR = 0$ $: V\_SL\_NUM = 5$	(transmit slot) (slot #5)	
A_SL_CFG[5	$TX$ ]: V_CH_SDIR = 1 : V_CH_SNUM = 31 : V_ROUT = '11'	(receive HFC-channel) (HFC-channel #31) (data to pin STIO2 )	



Register setur	):	(SM <b>4</b> no. 2	2)
R_SLOT	$: V\_SL\_DIR = 1$ $: V\_SL\_NUM = 5$	(receice slot) (slot #5)	
A_SL_CFG[5	$[RX]: V_CH_SDIR = 0$ : V_CH_SNUM = 31 : V_ROUT = '10'	(transmit HFC-channel) (HFC-channel #31) (data from pin STIO2 )	
R_SLOT	$V\_SL\_DIR = 0$ $V\_SL\_NUM = 4$	(transmit slot) (slot #4)	
A_SL_CFG[4	$TX$ ]: V_CH_SDIR = 0 : V_CH_SNUM = 31 : V_ROUT = '10'	(transmit HFC-channel) (HFC-channel #31) (data to pin STIO1 )	

# Rule

In *Simple Mode* for every used FIFO[*n*] the HFC-channel[*n*] is also used. This is valid in reverse case, too.



#### **3.4.2** Channel Select Mode (CSM)

#### **3.4.2.1** Mode description

The *Channel Select Mode* (CSM) allows an arbitrary assignment between a FIFO and the connected HFC-channel as shown in Figure 3.7 (left side). Beyond this, it is possible to connect several FIFOs to one HFC-channel (Fig. 3.7, right side). This works in transmit and receive direction and can be used to connect one 8 kByte/s S/T-channel or PCM time slot to multiple FIFO data streams, with lower data rate each. In this case the subchannel processor must be used.



Figure 3.7: *HFC-channel assigner in CSM* 

*Channel Select Mode* is selected with  $V_DF_MD = '01'$  in register  $R_FIFO_MD$ . All FIFO array registers are indexed by the multi-register  $R_FIFO$  (address 0x0F) in this data flow mode.

#### 3.4.2.2 HFC-channel assigner

The connection between a FIFO and a HFC-channel can be established by register A\_CHANNEL which exists for every FIFO. For a selected FIFO, the HFC-channel to be connected must be written into V\_CH\_FNUM of register A\_CHANNEL. Typically, the data direction in V\_CH\_FDIR is the same as the FIFO data direction V\_FIFO\_DIR in the multi-register R\_FIFO. With the following register settings the HFC-channel assigner connects the selected FIFO to HFC-channel *n*.

Register setup:	
$A_CHANNEL[FIFO]: V_CH_FDIR = V_FIFO_DIR$	
: V_CH_FNUM = $n$	

A direct connection between a PCM time slot and an S/T-channel allocates one FIFO although this FIFO does not store any data. In *Channel Select Mode* – in contrast to *Simple Mode* – an arbitrary FIFO can be chosen. This FIFO must be enabled to switch on the data transmission. If there are less than 32 FIFOs in transmit and receive direction, it is necessary to select an existing FIFO number (see Table 4.3 on page 157).

#### 3.4.2.3 Subchannel Processing

If more than one FIFO is connected to one HFC-channel, this HFC-channel number must be written into bitmap V\_CH\_FNUM of all these FIFOs. In this case every FIFO contributes one or more bits to construct one HFC-channel byte. Unused bits of a HFC-channel byte can be set with an arbitrary mask byte in register A\_SUBCH\_CFG.

In transparent mode the FIFO data rate always remains 8 kByte/s. In HDLC mode the FIFO data rate is determined by the number of bits transmitted to the HFC-channel.



Please see Section 3.5 on page 135 for details concerning the subchannel processor.

#### 3.4.2.4 Example for CSM

The example for a *Channel Select Mode* configuration in Figure 3.8 shows three bidirectional connections (**1** FIFO-to-S/T, **2** FIFO-to-PCM and **3** PCM-to-S/T). The black lines illustrate data paths, whereas the dotted lines symbolize blocked resources. These are not used for data transmission, but they are necessary to enable the settings.




Figure 3.8: CSM example

The following settings demonstrate the required register values to establish the connections. All involved FIFOs have to be enabled with either  $V\_HDLC\_TRP = '1'$  (transparent mode and implicit FIFO enable) or  $V\_TRP\_IRQ \neq 0$  (explicit FIFO enable) in register A\_CON\_HDLC[FIFO].

The subchannel processor and the conference unit are not used in this example. For this reason, registers A\_SUBCH\_CFG, A\_CH\_MSK and A\_CONF remain in their reset state.

#### **1** FIFO-to-S/T

HFC-channel and FIFO numbers can be chosen independently from each other. This is shown in the FIFO-to-S/T connection.

Due to the user's requirements, V\_REV can be programmed either to normal or inverted bit order of the FIFO data.

HDLC or transparent mode (V\_HDLC\_TRP) can freely be chosen as well. In addition to the settings shown here, a periodic interrupt (in transparent mode) or a *end of frame* interrupt (in HDLC mode) can be enabled.

If HDLC mode is chosen, the FIFO must be enabled with V\_TRP\_IRQ  $\neq 0$ .



Register setup:				(CSM <b>1</b> TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)	
	: V_FIFO_NUM	= 4	(FIFO #4)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[4,TX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	= '000'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$	
A_CHANNEL[4,TX]	: V_CH_FDIR	= 0	(transmit HFC-channel)	
	: V_CH_FNUM	= 1	(HFC-channel #1)	

Register setup:				(CSM <b>1</b> RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 4	(FIFO #4)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[4,RX]	]: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	i '000' =	$(FIFO \leftarrow S/T)$	
A_CHANNEL[4,RX]	: V_CH_FDIR	= 1	(receive HFC-channel)	
	: V_CH_FNUM	= 1	(HFC-channel #1)	

#### **2** FIFO-to-PCM

The FIFO-to-PCM connection blocks one transmit and one receive S/T-channel . In this example, the selected S/T interface #5 exists only for HFC-8S; so this configuration does not block any resource if HFC-4S is used  $^{6}$ .

Again, V\_REV and V\_HDLC\_TRP can freely be chosen according to the user's requirements. As in the previous setting, HDLC mode is selected and the FIFOs are enabled with  $V_TRP_IRQ = 1$ .

<sup>&</sup>lt;sup>6</sup>Hint: For HFC-8S it is possible to occupy HFC-channels that are assigned to E-channels (HFC-channel[3, 7, 11, ..., 31]) because these are normally not used.



Register setup:				(CSM <b>2</b> TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)	
	: V_FIFO_NUM	= 13	(FIFO #13)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[13,TX	]: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	= '001'	(FIFO $\rightarrow$ S/T, FIFO $\rightarrow$ PCM)	
A_CHANNEL[13,TX]	: V_CH_FDIR	= 0	(transmit HFC-channel)	
	: V_CH_FNUM	= 21	(HFC-channel #21)	
R_SLOT	: V_SL_DIR	= 0	(transmit slot)	
	: V_SL_NUM	= 17	(slot #17)	
A_SL_CFG[17,TX]	: V_CH_SDIR	= 0	(transmit HFC-channel)	
	: V_CH_SNUM	= 21	(HFC-channel #21)	
	: V_ROUT	= '10'	(data to pin STIO1 )	

Register setup:				(CSM <b>2</b> RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 13	(FIFO #13)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[13,RX	]: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	/ = '001'	$(FIFO \leftarrow PCM)$	
A_CHANNEL[13,RX]	: V_CH_FDIR	= 1	(receive HFC-channel)	
	: V_CH_FNUM	= 21	(HFC-channel #21)	
R_SLOT	: V_SL_DIR	= 1	(receive slot)	
	: V_SL_NUM	= 17	(slot #17)	
A_SL_CFG[17,RX]	: V_CH_SDIR	= 1	(receive HFC-channel)	
	: V_CH_SNUM	= 21	(HFC-channel #21)	
	: V_ROUT	= '10'	(data from pin $STIO2$ )	

#### **9** PCM-to-S/T

The PCM-to-S/T connection blocks one transmit and one receive FIFO. Although there is no data stored in these FIFOs, they must be enabled to switch on the data transmission between the PCM and the S/T interface.

In receive direction, data is stored in the connected FIFO. But it is not used and needs not to be read. A FIFO overflow has no effect and can be ignored. Consequently, the V\_HDLC\_TRP setting has no effect to the transferred data between the PCM and the S/T interface neither in receive nor in transmit direction. A PCM-to-S/T connection operates always in transparent mode.

For a PCM-to-S/T connection, the data direction changes between the two interfaces. In detail, data is received on a RX line and then transmitted on a TX line to the other interface. Therefore, a TX-RX-exchanger is inserted for this connection. The blocked FIFOs are on the PCM side



of the TX-RX-exchanger, typically. <sup>7</sup>	of the	TX-RX-	-exchanger,	typically. <sup>7</sup>
---	--------	--------	-------------	-------------------------

Register setup:				(CSM 3 TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)	
	: V_FIFO_NUM	= 5	(FIFO #5)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[5,TX]	]: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 1	(transparent mode)	
	: V_TRP_IRQ	= 0	(interrupt disabled)	
	: V_DATA_FLOW	= '110'	$(S/T \to PCM)$	
A_CHANNEL[5,TX]	: V_CH_FDIR	= 0	(transmit HFC-channel)	
	: V_CH_FNUM	= 8	(HFC-channel #8)	
R_SLOT	: V_SL_DIR	= 0	(transmit slot)	
	: V_SL_NUM	= 7	(slot #7)	
A_SL_CFG[7,TX]	: V_CH_SDIR	= 0	(transmit HFC-channel)	
	: V_CH_SNUM	= 8	(HFC-channel #8)	
	: V_ROUT	= '10'	(data to pin STIO1 )	

Register setup:				(CSM <sup>3</sup> RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 5	(FIFO #5)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[5,RX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 1	(transparent mode)	
	: V_TRP_IRQ	= 0	(interrupt disabled)	
	: V_DATA_FLOW	= '110'	$(FIFO \leftarrow S/T, S/T \leftarrow PCM)$	
A_CHANNEL[5,RX]	: V_CH_FDIR	= 1	(receive HFC-channel)	
	: V_CH_FNUM	= 8	(HFC-channel #8)	
R_SLOT	: V_SL_DIR	= 1	(receive slot)	
	: V_SL_NUM	= 7	(slot #7)	
A_SL_CFG[7,RX]	: V_CH_SDIR	= 1	(receive HFC-channel)	
	: V_CH_SNUM	= 8	(HFC-channel #8)	
	: V_ROUT	= '10'	(data from pin $STIO2$ )	

# Rule

In Channel Select Mode

- every used HFC-channel requires at least one enabled FIFO (except for the PCM-to-PCM connection) with the same data direction and
- every used PCM time slot requires one HFC-channel (except for the PCM-to-PCM connection where a full duplex connection with four time slots allocates only two HFC-channels).

<sup>7</sup>It is not forbidden to connect the blocked FIFOs at the S/T side of the TX-RX-exchanger. 'Advanced users' might find configurations where this is useful. But all typical configuration settings do not require this exceptional option.



#### **3.4.3** FIFO Sequence Mode (FSM)

#### **3.4.3.1** Mode description

In contrast to the PCM and S/T-channels , the FIFO data rate is not fixed to 8 kByte/s in *FIFO Sequence Mode*. In the previous section the CSM allows the functional capability of a FIFO data rate with less than 8 kByte/s. This section shows how to use FIFOs with a data rate which is higher than 8 kByte/s. In transmit direction one FIFO can cyclically distribute its data to several HFC-channels. In opposite direction, received data from several HFC-channels can be collected cyclically in one FIFO (see Fig. 3.9, right side). A one-to-one connection between FIFO and HFC-channel is also possible in FSM, of course (Fig. 3.9, left side).



Figure 3.9: *HFC-channel assigner in FSM* 

*FIFO Sequence Mode* is selected with  $V_DF_MD = '11'$  in register  $R_FIFO_MD$ . This data flow mode selects the multi-register  $R_FSM_IDX$  at address 0x0F for some FIFO array registers (see Table 3.4 on page 114).

#### 3.4.3.2 FIFO sequence

To achieve a FIFO data rate higher than 8 kByte/s, a FIFO must be connected to more than one HFCchannel. As there is only one register A\_CHANNEL[FIFO] for each FIFO, the FSM programming path must differ from the previous modes. Some array registers which are indexed by R\_FIFO must be indexed by R\_FSM\_IDX in *FIFO Sequence Mode* (see Table 3.4).

In FSM all FIFOs are organized in a list with up to 64 entries. Every list entry is assigned to a FIFO. The FIFO configuration can be set up as usual, i.e. HFC-channel allocation, flow controller programming and subchannel processing can be configured as described in the previous sections. Additionally, each list entry specifies the next FIFO of the sequence. The list is terminated by an 'end of list' entry. This procedure is shown in Figure 3.10 with j + 1 list entries. The first FIFO of the sequence must be specified in register R\_FIRST\_FIFO.

A quite simple FSM configuration with every FIFO and every HFC-channel specified only one time in the list, would have the same data transmission result as the CSM with an equivalent FIFO  $\longleftrightarrow$  HFC-channel setup. But if a specific FIFO is selected *n* times in the list and connected to *n* different HFC-channels, the FIFO data rate is  $n \cdot 8$ kByte/s.

The complete list is processed every 125  $\mu$ s with ascending list index beginning with 0. Suppose the transmit FIFO *m* occurs several times in the list. Then the first FIFO byte is transferred to the first connected HFC-channel, the second byte of FIFO *m* to the second connected HFC-channel and so on. This is similar in receive data direction. The first byte written into FIFO *m* comes from the first connected HFC-channel, the second byte from the second connected HFC-channel and so on.






Figure 3.10: FSM list processing



#### 3.4.3.3 FSM programming

Register R\_FSM\_IDX specifies the list index with bitmap V\_IDX in the range of 0..63. R\_FSM\_IDX is a multi-register and has the same address as R\_FIFO because in FSM it replaces R\_FIFO for the list programming of the HFC-channel based registers. The array registers A\_CHANNEL, A\_FIFO\_SEQ and A\_SUBCH\_CFG are indexed with the list index V\_IDX instead of the FIFO number (see Table 3.4 on page 114). All other FIFO array registers remain indexed by R\_FIFO.




Figure 3.11: FSM list programming

The first processed FIFO has to be specified in register R\_FIRST\_FIFO with the direction bit V\_FIRST\_FIFO\_DIR and the FIFO number V\_FIRST\_FIFO\_NUM. The next FIFO has to be specified in register A\_FIFO\_SEQ[V\_IDX = 0].

A FIFO handles more than one HFC-channel if a FIFO is specified several times in the 'next FIFO' entries.

The FIFO sequence list terminates with  $V\_SEQ\_END = '1'$  in register  $A\_FIFO\_SEQ$ . The other list entries must specify  $V\_SEQ\_END = '0'$  to continue the sequence processing with the next entry.

Programming of the HFC-channel and FIFO registers is shown in Figure 3.11. The connected HFCchannel array registers are indexed by the list index which is written into register R\_FSM\_IDX. On the other hand, FIFO array registers are indexed by register R\_FIFO as usual.

- After writing the list index *i* into register R\_FSM\_IDX, the registers A\_CHANNEL[*i*] and A\_SUBCH\_CFG[*i*] can be programmed to assign and configure an HFC-channel.
- The next FIFO in the sequence must be specified in register A\_FIFO\_SEQ[*i*].
- Supposed, that the previous list entry *i* 1 has specified A\_FIFO\_SEQ[i-1] = FIFOx, then the corresponding FIFO array registers have to be programmed by first setting R\_FIFO = *x*. Afterwards, registers A\_CON\_HDLC[*x*], A\_IRQ\_MSK[*x*] and A\_CH\_MSK can be programmed in the usual way. Please note, that register A\_CH\_MSK requires the addressed HFC-channel to be specified in register R\_FIFO (see remark on page 136).



#### 3.4.3.4 Example for FSM

Figure 3.12 shows an example with three bidirectional connections (① 8 kByte/s-FIFO-to-S/T, ② 8 kByte/s-FIFO-to-PCM and ③ 16 kByte/s-FIFO-to-S/T). The black lines illustrate data paths, whereas the dotted lines symbolize blocked HFC-channels. These are not used for data transmission, but they are necessary to enable the settings.




Figure 3.12: FSM example

The following settings demonstrate the required register values to establish the connections. All involved FIFOs have to be enabled with either  $V\_HDLC\_TRP = '1'$  (transparent mode and implicit FIFO enable) or  $V\_TRP\_IRQ \neq 0$  (explicit FIFO enable) in register A\_CON\_HDLC[FIFO].

The subchannel processor and the conference unit are not used in this example. For this reason, registers A\_SUBCH\_CFG, A\_CH\_MSK and A\_CONF remain in their reset state.

All FIFOs can be arranged in arbitrary order. In the example the list specification of Table 3.5 is chosen. To select FIFO[12,TX] beeing the first FIFO, R\_FIRST\_FIFO is set as follows:

R_FIRST_FIFO : V_FIRST_FIFO_DIR = '0'	(transmit FIFO)
: V_FIRST_FIFO_NUM = $12$	(FIFO #12)

### **0** FIFO-to-S/T

The bidirectional FIFO-to-S/T connection use the list indices 0 and 1. Registers A\_CHANNEL and A\_FIFO\_SEQ are indexed by the list index.



Example number	List index		Con	nection
0	0	FIFO[12,TX]	$\rightarrow$	S/T interf. #3, B1 TX
0	1	FIFO[12,RX]	$\leftarrow$	S/T interf. #3, B1 RX
2	2	FIFO[13,RX]	$\leftarrow$	PCM time slot[21,RX]
2	3	FIFO[13,TX]	$\rightarrow$	PCM time slot[21,TX]
0	4	FIFO[14,TX]	$\rightarrow$	S/T interf. #1, B1 TX
6	5	FIFO[14,RX]	$\leftarrow$	S/T interf. #1, B1 RX
0	6	FIFO[14,TX]	$\rightarrow$	S/T interf. #1, B2 TX
0	7	FIFO[14,RX]	$\leftarrow$	S/T interf. #1, B2 RX

Table 3.5:	ist specification of the example in Figure 3.12	

Register setup:		(FSM <b>1</b> list indices 0 and 1)
R_FSM_IDX : V_IDX	= 0	(List index #0, used for FIFO[12,TX])
A_CHANNEL[#0] : V_CH_FDIR	= 0	(transmit HFC-channel)
: V_CH_FNUM	= 12	(HFC-channel #12)
A_FIFO_SEQ[#0]: V_NEXT_FIFO_DIR	= 1	(next: receive FIFO)
: V_NEXT_FIFO_NUM	= 12	(next: FIFO #12)
: V_SEQ_END	= 0	(continue)
R_FSM_IDX : V_IDX	= 1	(List index #1, used for FIFO[12,RX])
A_CHANNEL[#1] : V_CH_FDIR	= 1	(receive HFC-channel)
: V_CH_FNUM	= 12	(HFC-channel #12)
A_FIFO_SEQ[#1]: V_NEXT_FIFO_DIR	= 1	(next: receive FIFO)
: V_NEXT_FIFO_NUM	= 13	(next: FIFO #13)
: V_SEQ_END	= 0	(continue)

The FIFO programming sequence is indexed by the FIFO number and direction. V\_REV, V\_HDLC\_TRP and V\_TRP\_IRQ can be programmed due to the user's requirements. FIFO[12,TX] and FIFO[12,RX] must both be enabled.



Register setup:			(FSM <b>1</b> FIFO programming for list indices 0 and 1)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 12	(FIFO #12)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[12,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '000'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)
	: V_FIFO_NUM	= 12	(FIFO #12)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[12,RX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '000'	$(\text{FIFO} \leftarrow \text{S/T})$

#### **2** FIFO-to-PCM

The following two list entries (indices 2 and 3) define the bidirectional FIFO-to-PCM connection. Two S/T-channels are blocked. But S/T-channel resources are saved because the HFC-channels are assigned to an E-channel which is normally not used and an unused transmit channel.

Register setup:			(FSM <b>2</b> list indices 2 and 3)
R_FSM_IDX :	V_IDX	= 2	(List index #2, used for FIFO[13,RX])
A_CHANNEL[#2] :	V_CH_FDIR	= 1	(receive HFC-channel)
: '	V_CH_FNUM	= 15	(HFC-channel #15)
A_FIFO_SEQ[#2]:	V_NEXT_FIFO_DIR	= 0	(next: transmit FIFO)
: '	V_NEXT_FIFO_NUM	= 13	(next: FIFO #13)
: `	V_SEQ_END	= 0	(continue)
R_FSM_IDX :	V_IDX	= 3	(List index #3, used for FIFO[13,TX])
A_CHANNEL[#3] : '	V_CH_FDIR	= 0	(transmit HFC-channel)
: '	V_CH_FNUM	= 15	(HFC-channel #15)
A_FIFO_SEQ[#3]:	V_NEXT_FIFO_DIR	= 0	(next: transmit FIFO)
: `	V_NEXT_FIFO_NUM	= 14	(next: FIFO #14)
: `	V_SEQ_END	= 0	(continue)



Register setup:		(FSM <b>2</b>	RX FIFO programming for list indices 2 and 3)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)
	: V_FIFO_NUM	= 13	(FIFO #13)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[13,RX	[]: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '001'	$(FIFO \leftarrow PCM)$
R_SLOT	: V_SL_DIR	= 1	(receive slot)
	: V_SL_NUM	= 21	(slot #21)
A_SL_CFG[21,RX]	: V_CH_SDIR	= 1	(receive HFC-channel)
	: V_CH_SNUM	= 15	(HFC-channel #15)
	: V_ROUT	= '10'	(data from pin STIO2)

Register setup:		(FSM <b>2</b>	TX FIFO programming for list indices 2 and 3)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 13	(FIFO #13)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[13,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '001'	(FIFO $\rightarrow$ S/T, FIFO $\rightarrow$ PCM)
R_SLOT	: V_SL_DIR	= 0	(transmit slot)
	: V_SL_NUM	= 21	(slot #21)
A_SL_CFG[21,TX]	: V_CH_SDIR	= 0	(transmit HFC-channel)
	: V_CH_SNUM	= 15	(HFC-channel #15)
	: V_ROUT	= '10'	(data to pin STIO1)

#### **③** FIFO to multiple S/T-channels

The last setting shows a channel bundling configuration of one FIFO to two B-channels of the S/T interface for both transmit and receive directions. The FIFOs have a data rate of 16 kByte/s each.



Register setup:		(FSM <b>3</b> list indices 4 and 5)
R_FSM_IDX : V_IDX	= 4	(List index #4, used for FIFO[14,TX])
A_CHANNEL[#4] : V_CH_FDIR	= 0	(transmit HFC-channel)
: V_CH_FNUM	= 4	(HFC-channel #4)
A_FIFO_SEQ[#4] : V_NEXT_FIFO_D	DIR = 1	(next: receive FIFO)
: V_NEXT_FIFO_N	NUM = 14	(next: FIFO #14)
: V_SEQ_END	= 0	(continue)
R_FSM_IDX : V_IDX	= 5	(List index #5, used for FIFO[14,RX])
A_CHANNEL[#5] : V_CH_FDIR	= 1	(receive HFC-channel)
: V_CH_FNUM	= 4	(HFC-channel #4)
A_FIFO_SEQ[#5] : V_NEXT_FIFO_D	DIR = 0	(next: transmit FIFO)
: V_NEXT_FIFO_N	NUM = 14	(next: FIFO #14)
: V_SEQ_END	= 0	(continue)

Register setup:			(FSM <b>③</b> FIFO programming for list indices 4 and 5)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 14	(FIFO #14)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[14,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '000'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)
	: V_FIFO_NUM	= 14	(FIFO #14)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[14,RX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '000'	$(\text{FIFO} \leftarrow \text{S/T})$

When the FIFO[14,TX] and FIFO[14,RX] are used for the second time, they need not to be programmed again. So just the HFC-channels have to programmed for the list indices #6 and #7.



Register setup:		(FSM <b>3</b> list indices 6 and 7)
R_FSM_IDX : V_IDX	= 6	(List index #6, used for FIFO[14,TX])
A_CHANNEL[#6] : V_CH_FDIR	= 0	(transmit HFC-channel)
: V_CH_FNUM	= 5	(HFC-channel #5)
A_FIFO_SEQ[#6]: V_NEXT_FIFO_DIR	= 1	(next: receive FIFO)
: V_NEXT_FIFO_NUM	= 14	(next: FIFO #14)
: V_SEQ_END	= 0	(continue)
R_FSM_IDX : V_IDX	= 7	(List index #7, used for FIFO[14,RX])
A_CHANNEL[#7] : V_CH_FDIR	= 1	(receive HFC-channel)
: V_CH_FNUM	= 5	(HFC-channel #5)
A_FIFO_SEQ[#7]: V_NEXT_FIFO_DIR	= 0	
: V_NEXT_FIFO_NUM	= 0	
: V_SEQ_END	= 1	(end of list)



## 3.5 Subchannel Processing

#### 3.5.1 Overview

Data transmission between a FIFO and the connected HFC-channel can be controlled by the subchannel processor. The behavior of this functional unit depends on the selected data flow mode (SM, CSM or FSM) and the operation mode of the HDLC controller (transparent or HDLC mode). The subchannel controller allows to process less than 8 bits of the transferred FIFO data bytes.

The subchannel processor cannot be used for direct PCM-to-S/T or PCM-to-PCM connections, because a FIFO must participate in the data flow.

A general overview of the subchannel processor in transmit direction is shown as an simplified example in Figure 3.13. Three transmit FIFOs are connected to one HFC-channel. Details of subchannel processing are described in the following sections, partitioned into the different modes of the data flow and the HDLC controller.




Figure 3.13: General structure of the subchannel processor shown with an example of three connected FIFOs

The essence of the subchannel processor is a bit extraction/insertion unit for every FIFO and a byte mask for every HFC-channel. Therefore, the subchannel processor is divided into two parts A and B like shown in Figure 3.14. The behaviour of the FIFO oriented part A depends on the HDLC or transparent mode selection. The HFC-channel oriented part B has a different behaviour due to the selected data flow SM or CSM/FSM.




Figure 3.14: Location of the subchannel parts A and B in the data flow diagram



#### 3.5.1.1 Registers

The FIFO bit extraction/insertion requires two register settings. V\_BIT\_CNT defines the number of bits to be extracted/inserted. These bits are always aligned to position 0 in the FIFO data. This bit field can freely be placed in the HFC-channel byte. For this, the start bit can be selected with V\_START\_BIT in the range of 0..7. Both values are located in register A\_SUBCH\_CFG[FIFO].

The HFC-channel mask can be stored in register A\_CH\_MSK[FIFO]. This mask is only used for transmit data. The processed FIFO bits are stored in this register, so it must be re-initialized after changing the settings in A\_SUBCH\_CFG[FIFO]. Each HFC-channel has its own mask byte. To write this byte for HFC-channel [n,TX], the HFC-channel must be written into the multi-register R\_FIFO first. The desired mask byte m can be written with A\_CH\_MSK = m after this index selection.

## **Important**!

Typically, the multi-register R\_FIFO contains always a FIFO index. There is one exception where the R\_FIFO value has a different meaning: The HFC-channel mask byte A\_CH\_MSK is programmed by writing the <u>HFC-channel</u> into <u>register</u> R\_FIFO.

The default subchannel configuration in register A\_SUBCH\_CFG leads to a transparent behavior. That means, only complete data bytes are transmitted in receive and transmit direction.

### **Important**!

For normal data transmission, register A\_SUBCH\_CFG must be set to 0x00. To use 56 kbit/s restricted mode for U.S. ISDN lines, register A\_SUBCH\_CFG must be set to 0x07 for B-channels.

#### **3.5.2** Details of the FIFO oriented part of the subchannel processor (part A)

The subchannel processor part A lies between the HDLC controller and the HFC-channel assigner. Figure 3.15 shows the block diagram for both receive and transmit data directions.

At the HDLC controller side, there are a data path and two control lines. These communicate the number of bits to be processed and the HDLC/transparent mode selection between the two modules. In transparent mode always one byte is transferred between the HDLC controller and the subchannel controller part A every 125  $\mu$ s cycle. In HDLC mode the number of bits is specified by the subchannel bitmap V\_BIT\_CNT in register A\_SUBCH\_CFG[FIFO].

On the other side, the data path between subchannel processor part A and the HFC-channel assigner transfers always one byte in transmit and receive direction during every  $125 \,\mu s$  cycle.

#### 3.5.2.1 FIFO transmit operation in transparent mode

In transparent mode every FIFO has a data rate of 8 kByte/s. Every  $125 \mu s$  one byte of a FIFO is processed. The number of bits specified in V\_BIT\_CNT is placed at position [V\_START\_BIT +






Figure 3.15: Part A of the subchannel processor



 $V\_BIT\_CNT - 1..V\_START\_BIT$ ] while the other bits are not used and will be overwritten from the HFC-channel mask in part B of the subchannel processor.

#### 3.5.2.2 FIFO transmit operation in HDLC mode

The HDLC mode allows to reduce the data rate of a FIFO. With every  $125 \,\mu s$  cycle the subchannel processor requests V\_BIT\_CNT bits from the HDLC controller. The FIFO data rate is

$$DR_{FIFO} = \begin{cases} V\_BIT\_CNTkBit/s : V\_BIT\_CNT > 0\\ 8kBit/s : V\_BIT\_CNT = 0 \end{cases}$$

or might be a little lower due to the bit stuffing (zero insertion).

#### **3.5.2.3** FIFO receive operation in transparent mode

The subchannel processor part A receives one byte every  $125 \,\mu s$  cycle. Typically, only some bits – depending on the usage mode of this receive channel – contain valid data. V\_START\_BIT defines the position of the valid bit field in the received HFC-channel byte. The subchannel processor part A shifts the valid bit field to position 0 before a whole byte is transferred to the HDLC controller. The invalid bits must be masked out by software. The FIFO data rate is always 8 kByte/s in this configuration.

If transparent mode is selected, V\_BIT\_CNT must always be '000' in receive direction. The number of valid bits must be handled by the software.

#### 3.5.2.4 FIFO receive operation in HDLC mode

From every received HFC-channel data byte only V\_BIT\_CNT bits beginning at position V\_START\_BIT contain valid data. Only these bits are transferred to the HDLC controller. So the FIFO data rate is

$$DR_{FIFO} = \begin{cases} V\_BIT\_CNTkBit/s : V\_BIT\_CNT > 0\\ 8kBit/s : V\_BIT\_CNT = 0 \end{cases}$$

or might be a little lower due to the bit stuffing (zero deletion).



#### **3.5.3** Details of the HFC-channel oriented part of the subchannel processor (part B)

Part B of the subchannel processor is located inside the HFC-channel area. With every  $125 \,\mu s$  cycle it transmits and receives always one data byte to/from the connected interface (either PCM or S/T interface). On the other side, to/from every connected HFC-channel assigner one byte is transferred in both transmit and receive directions. Figure 3.16 shows the block diagram of this module.




Figure 3.16: Part B of the subchannel processor

#### 3.5.3.1 FIFO transmit operation in SM

As the FIFO and HFC-channel numbers are the same in *Simple Mode*, only one FIFO can be connected to a HFC-channel. Subchannel processing can do nothing more than masking out some bits of every transmitted data byte.

The specified bit field is put into the HFC-channel mask byte before the data byte is transmitted to the connected interface.

#### 3.5.3.2 FIFO transmit operation in CSM and FSM

In *Channel Select Mode* and *FIFO Sequence Mode*, several FIFOs can contribute data to one HFCchannel data byte. From every connected HFC-channel assigner, one or more bits are extracted and are joined to a single HFC-channel data byte.

Here, the subchannel processor works in the same way as in *Simple Mode*, except that multiple bit insertion is performed. All FIFOs which contribute data bits to the HFC-channel byte should specify different bit locations to avoid overwriting data.

#### 3.5.3.3 FIFO receive operation in SM

The received data byte is transferred to the HFC-channel assigner without modification. Part B of the subchannel processor has no effect to the receive data. Typically, only some bits contain valid data which will be extracted by the part A of the subchannel processor.



#### **3.5.3.4** FIFO receive operation in CSM and FSM

If there are several FIFOs connected to one receive HFC-channel in *Channel Select Mode* or *FIFO Sequence Mode*, every received data byte is transferred to all connected HFC-channel assigners without modification. Part B of the subchannel processor has no effect to the receive data. Typically, the HFC-channel data byte contains bit fields for several FIFOs which will be extracted by their part A of the subchannel processor.

#### 3.5.4 Subchannel example for SM

The subchannel processing example in Figure 3.17 shows two bidirectional configurations (**1** FIFO-to-S/T and **2** FIFO-to-PCM) in *Simple Mode*.

## Please note !

All subchannel examples in this document have always the same number of bits and the same start bit for corresponding transmit and receive FIFOs. Actually, transmit and receive configuration settings are independently from each other. The settings are chosen for clearness and can simply be reproduced with looped data pathes.




Figure 3.17: SM example with subchannel processor

#### **1** FIFO-to-S/T (TX)

The first setting shows a FIFO-to-S/T data transmission in transparent mode.

Register A\_SUBCH\_CFG[FIFO] defines three bits [2..0] to be transmitted from each FIFO byte. These bits have the position [3..1] in the HFC-channel data byte.

All other data bits in the HFC-channel byte are defined by the HFC-channel mask V\_CH\_MSK = '1011 0000' in register A\_CH\_MSK. This array register must be selected by writing the HFC-channel number and direction into register R\_FIFO. The mask bits [3..1] are *don't care* because they are overwritten from the FIFO data.



A detailed overview of the transmitted data is shown in Table 3.6. The first data byte in FIFO[1,TX] is  $a_1$ , the second byte is  $a_2$ , and so on. In transparent mode only  $(a_1[2..0], a_2[2..0], ...)$  are placed in the HFC-channel bytes at the location [3..1] and  $(a_1[7..3], a_2[7..3], ...)$  are ignored and replaced by the HCF-channel mask.

Register setup:			(SM <b>0</b> TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 1	(FIFO #1)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[1,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 1	(transparent mode)
	: V_TRP_IRQ	= 1	(interrupt all 64 bytes)
	: V_DATA_FLOW	= '000'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$
A_SUBCH_CFG[1,TX]	]: V_BIT_CNT	= 3	(process 3 bits)
	: V_START_BIT	= 1	(start with bit 1)
	: V_LOOP_FIFO	= 0	(normal operation)
	: V_INV_DATA	= 0	(normal data transmission)
R_FIFO	: V_FIFO_DIR	= 0	(transmit HFC-channel)
	: V_FIFO_NUM	= 1	(HFC-channel #1)
	: V_REV	= 0	(normal bit order)
A_CH_MSK[1,TX]	: V_CH_MSK	= '10110000'	(mask byte)

#### **1** FIFO-to-S/T (RX)

Only three bits [3..1] from the received HFC-channel byte are assumed to be valid data. Nevertheless, the number of received bits must be set to the value  $V_BIT_CNT = 0$  which means 'one byte'. The start position is specified with  $V_START_BIT = 1$  in register A\_SUBCH\_CFG. As the received bit field is aligned to position 0, these bits represent FIFO data b[2..0].

A detailed overview of the received data is shown in Table 3.7. The first data byte in FIFO[1,RX] is  $b_1$ , the second byte is  $b_2$ , and so on. Only  $(b_1[2..0], b_2[2..0], ...)$  contain valid data and  $(b_1[7..3], b_2[7..3], ...)$  must be masked out by software.

Register setup:				(SM <b>1</b> RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 1	(FIFO #1)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[1,RX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 1	(transparent mode)	
	: V_TRP_IRQ	= 1	(interrupt all 64 bytes)	
	: V_DATA_FLOW	= '000'	$(FIFO \leftarrow S/T)$	
A_SUBCH_CFG[1,RX]	]: V_BIT_CNT	= 0	(process 8 bits)	
	: V_START_BIT	= 1	(start with bit 1)	
	: V_LOOP_FIFO	= 0	(normal operation)	
	: V_INV_DATA	= 0	(normal data transmission)	

#### **2** FIFO-to-PCM (TX)

The second Simple Mode configuration connects a FIFO in HDLC mode with the PCM inter-



	7 0
HFC-channel mask:	1 0 1 1 0 0 0 0
HFC-channel transmit byte 1:	$1  0  1  1  a_1[2]  a_1[1]  a_1[0]  0$
HFC-channel transmit byte 2:	$1 \ 0 \ 1 \ 1 \ a_2[2] \ a_2[1] \ a_2[0] \ 0$
HFC-channel transmit byte 3:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Table 3.6: Subchannel processing according	to Figure 3.17 (SM 🛈	TX, transparent mode)
--	----------------------	-----------------------

Table 3.7: Subchannel processing according to Figure 3.17 (SM 1 RX, transparent mode)

	7	0
HFC-channel receive byte 1:	$x  x  x  x  b_1[2]  b_1[1]  b_1[0]  .$	x
HFC-channel receive byte 2:	$x  x  x  x  b_2[2]  b_2[1]  b_2[0]$	x
HFC-channel receive byte 3:	$x  x  x  x  b_3[2]  b_3[1]  b_3[0]$	x

face<sup>8</sup>. Bitmap V\_BIT\_CNT in register A\_SUBCH\_CFG[FIFO] defines three FIFO data bits to be transmitted during every 125 µs cycle. The bit field location in the HFC-channel data byte is specified by bitmap V\_START\_BIT in the same register.

All other data bits in the HFC-channel are defined by the HFC-channel mask in register A\_CH\_MSK. This array register must be selected by writing the HFC-channel number and direction into register R\_FIFO. The mask bits [5..3] are *don't care* because they are overwritten from the FIFO data.

A detailed overview of the transmitted data is shown in Table 3.8. The first data byte in FIFO[31,TX] is  $c_1$ , the second byte is  $c_2$ , and so on. In HDLC mode, FIFO bytes are dispersed among several HFC-channel bytes.

<sup>&</sup>lt;sup>8</sup>HDLC bit stuffing is not shown in this example.



Register setup:			(SM <b>2</b> TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 31	(FIFO #31)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[31,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '001'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$
A_SUBCH_CFG[31,TX]	: V_BIT_CNT	= 3	(process 3 bits)
	: V_START_BIT	= 3	(start with bit 3)
	: V_LOOP_FIFO	= 0	(normal operation)
	: V_INV_DATA	= 0	(normal data transmission)
R_FIFO	: V_FIFO_DIR	= 0	(transmit HFC-channel)
	: V_FIFO_NUM	= 31	(HFC-channel #31)
	: V_REV	= 0	(normal bit order)
A_CH_MSK[31,TX]	: V_CH_MSK	= '10110011'	(mask byte)
R_SLOT	: V_SL_DIR	= 0	(transmit slot)
	: V_SL_NUM	= 7	(slot #7)
A_SL_CFG[7,TX]	: V_CH_SDIR	= 0	(transmit HFC-channel)
	: V_CH_SNUM	= 31	(HFC-channel #31)
	: V_ROUT	= '10'	(data to pin STIO1)

#### **2** FIFO-to-PCM (RX)

Only three bits [5..3] from the received HFC-channel byte are assumed to be valid data. This is done with the bitmap values V\_BIT\_CNT = 3 and V\_START\_BIT = 3 in register A\_SUBCH\_CFG. The bit field is aligned to position 0 and transferred to the HDLC controller. There, FIFO data bytes are constructed from several received bit fields.

A detailed overview of the received data is shown in Table 3.9. The first data byte in FIFO[31,RX] is  $d_1$ , the second byte is  $d_2$ , and so on. In HDLC mode, FIFO bytes are constructed from several HFC-channel bytes.



Register setup:				(SM <b>2</b> RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 31	(FIFO #31)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[31,RX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	= '001'	$(FIFO \leftarrow PCM)$	
A_SUBCH_CFG[31,RX]	]: V_BIT_CNT	= 3	(process 3 bits)	
	: V_START_BIT	= 3	(start with bit 3)	
	: V_LOOP_FIFO	= 0	(normal operation)	
	: V_INV_DATA	= 0	(normal data transmission)	
R_SLOT	: V_SL_DIR	= 1	(receive slot)	
	: V_SL_NUM	= 7	(slot #7)	
A_SL_CFG[7,RX]	: V_CH_SDIR	= 1	(receive HFC-channel)	
	: V_CH_SNUM	= 31	(HFC-channel #31)	
	: V_ROUT	= '10'	(data from pin $STIO2$ )	

#### Table 3.8: Subchannel processing according to Figure 3.17 (SM 2 TX, HDLC mode)

	7							0
HFC-channel mask:	1	0	0	0	0	0	1	1
HFC-channel transmit byte 1:	1	0	$c_1[2]$	$c_1[1]$	$c_1[0]$	0	1	1
HFC-channel transmit byte 2:	1	0	$c_1[5]$	$c_1[4]$	$c_1[3]$	0	1	1
HFC-channel transmit byte 3:	1	0	$c_2[0]$	$c_1[7]$	$c_1[6]$	0	1	1
HFC-channel transmit byte 4:								

 Table 3.9: Subchannel processing according to Figure 3.17 (SM 2 RX, HDLC mode)

	7	0
HFC-channel receive byte 1:	$x  x  d_1[2]  d_1[1]  d_1[0]  x  x$	x
HFC-channel receive byte 2:	$x  x  d_1[5]  d_1[4]  d_1[3]  x  x$	x
HFC-channel receive byte 3:	$x  x  d_2[0]  d_1[7]  d_1[6]  x  x$	x
HFC-channel receive byte 4:	$x  x  d_2[3]  d_2[2]  d_2[1]  x  x$	x



#### 3.5.5 Subchannel example for CSM

In *Channel Select Mode* up to 8 FIFOs can be assigned to one HFC-channel if only 1 bit is processed by every FIFO. The example in Figure 3.18 shows two bidirectional configurations (**1** FIFO-to-S/T and **2** FIFO-to-PCM) with two FIFOs per direction each.




Figure 3.18: CSM example with subchannel processor

#### **1** FIFO-to-S/T (TX)

In the first setting two transmit FIFOs are connected to one HFC-channel. Transparent mode is selected in this example.

Registers A\_SUBCH\_CFG[FIFO] of FIFO[4,TX] and FIFO[5,TX] define both, the number of bits to be extracted from the FIFO data bytes and their position in the HFC-channel byte.

The HFC-channel mask in register A\_CH\_MSK defines the bit values that are not used for FIFO data. The array register must be selected by writing the HFC-channel number and direction into register R\_FIFO. The mask bits [7..6, 3..1] are *don't care* because they are overwritten from the FIFO data.

A detailed overview of the transmitted data is shown in Table 3.10. The first data byte in FIFO[4,TX] is  $a_1$ , the second byte is  $a_2$ , and so on. FIFO[5,TX] is represented by the data bytes  $c_1$ ,  $c_2$ , and so on.

HFC-4S HFC-8S



Register setup:			(CSM <b>1</b> TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 4	(FIFO #4)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[4,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 1	(transparent mode)
	: V_TRP_IRQ	= 1	(interrupt all 64 bytes)
	: V_DATA_FLOW	= '000'	(FIFO $\rightarrow$ S/T, FIFO $\rightarrow$ PCM)
A_CHANNEL[4,TX]	: V_CH_FDIR	= 0	(transmit HFC-channel)
	: V_CH_FNUM	= 1	(HFC-channel #1)
A_SUBCH_CFG[4,TX]	]: V_BIT_CNT	= 3	(process 3 bits)
	: V_START_BIT	= 1	(start with bit 1)
	: V_LOOP_FIFO	= 0	(normal operation)
	: V_INV_DATA	= 0	(normal data transmission)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 5	(FIFO #5)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[5,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 1	(transparent mode)
	: V_TRP_IRQ	= 1	(interrupt all 64 bytes)
	: V_DATA_FLOW	= '000'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$
A_CHANNEL[5,TX]	: V_CH_FDIR	= 0	(transmit HFC-channel)
	: V_CH_FNUM	= 1	(HFC-channel #1)
A_SUBCH_CFG[5,TX	]: V_BIT_CNT	= 2	(process 2 bits)
	: V_START_BIT	= 6	(start with bit 6)
	: V_LOOP_FIFO	= 0	(normal operation)
	: V_INV_DATA	= 0	(normal data transmission)
R_FIFO	: V_FIFO_DIR	= 0	(transmit HFC-channel)
	: V_FIFO_NUM	= 1	(HFC-channel #1)
	: V_REV	= 0	(normal bit order)
A_CH_MSK[0,TX]	: V_CH_MSK	= '0000 0001'	(mask byte)

#### **0** FIFO-to-S/T (RX)

The received HFC-channel byte is distributed to two FIFOs. Bit fields [7..6] and [3..1] from the received HFC-channel byte are assumed to be valid data. Nevertheless, the number of received bits must be set to the value V\_BIT\_CNT = 0 which means 'one byte'. The start position is specified with V\_START\_BIT in register A\_SUBCH\_CFG. As the received bit fields are aligned to position 0, these bits represent FIFO data b[2..0] and d[1..0].

A detailed overview of the received data is shown in Table 3.11. The first data byte in FIFO[4,RX] is  $b_1$ , the second byte is  $b_2$ , and so on. FIFO[5,RX] data bytes are  $d_1$ ,  $d_2$ , and so on.



Register setup:				(CSM <b>1</b> RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 4	(FIFO #4)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[4,RX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 1	(transparent mode)	
	: V_TRP_IRQ	= 1	(interrupt all 64 bytes)	
	: V_DATA_FLOW	i 000' =	$(FIFO \leftarrow S/T)$	
A_CHANNEL[4,RX]	: V_CH_FDIR	= 1	(receive HFC-channel)	
	: V_CH_FNUM	= 1	(HFC-channel #1)	
A_SUBCH_CFG[4,RX]	: V_BIT_CNT	= 0	(process 8 bits)	
	: V_START_BIT	= 1	(start with bit 1)	
	: V_LOOP_FIFO	= 0	(normal operation)	
	: V_INV_DATA	= 0	(normal data transmission)	
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 5	(FIFO #5)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[5,RX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 1	(transparent mode)	
	: V_TRP_IRQ	= 1	(interrupt all 64 bytes)	
	: V_DATA_FLOW	i '000' =	$(FIFO \leftarrow S/T)$	
A_CHANNEL[5,RX]	: V_CH_FDIR	= 1	(receive HFC-channel)	
	: V_CH_FNUM	= 1	(HFC-channel #1)	
A_SUBCH_CFG[5,RX]	: V_BIT_CNT	= 0	(process 8 bits)	
	: V_START_BIT	= 6	(start with bit 6)	
	: V_LOOP_FIFO	= 0	(normal operation)	
	: V_INV_DATA	= 0	(normal data transmission)	

 Table 3.10:
 Subchannel processing according to Figure 3.18 (CSM ① TX, transparent mode)

	7 0
HFC-channel mask:	0 0 0 0 0 0 1
HFC-channel transmit byte 1:	$c_1[1]$ $c_1[0]$ $0$ $0$ $a_1[2]$ $a_1[1]$ $a_1[0]$ $1$
HFC-channel transmit byte 2:	$c_2[1]$ $c_2[0]$ $0$ $0$ $a_2[2]$ $a_2[1]$ $a_2[0]$ $1$
HFC-channel transmit byte 3:	$c_{3}[1]$ $c_{3}[0]$ 0 0 $a_{3}[2]$ $a_{3}[1]$ $a_{3}[0]$ 1

#### **2** FIFO-to-PCM (TX)

A FIFO-to-PCM configuration in HDLC mode with two FIFOs in transmit and receive direction each is shown in the second example setting <sup>9</sup>.

<sup>9</sup>HDLC bit stuffing is not shown in this example.



	7						0
HFC-channel transmit byte 1:	$d_1[1]$	$d_1[0]$	x	x	$b_1[2]$	$b_1[1]$	$b_1[0]  x$
HFC-channel transmit byte 2:	$d_2[1]$	$d_{2}[0]$	x	x	$b_2[2]$	$b_2[1]$	$b_2[0]  x$
HFC-channel transmit byte 3:	$d_3[1]$	$d_{3}[0]$	x	x	$b_{3}[2]$	$b_3[1]$	$b_3[0]  x$
					••••		

 Table 3.11: Subchannel processing according to Figure 3.18 (CSM ① RX, transparent mode)

Registers A\_SUBCH\_CFG[FIFO] of FIFO[12,TX] and FIFO[8,TX] define both, the numbers of FIFO data bits to be transmitted during every  $125 \,\mu s$  cycle and their position in the HFC-channel byte.

All other data bits in the HFC-channel are defined by the HFC-channel mask in register  $A\_CH\_MSK$ . This array register must be selected by writing the HFC-channel number and direction into register  $R\_FIFO$ . The mask bits [5..2] are *don't care* because they are overwritten from the FIFO data.

A detailed overview of the transmitted data is shown in Table 3.12. The first data byte in FIFO[12,TX] is  $e_1$ , the second byte is  $e_2$ , and so on. FIFO[8,TX] transmits bytes  $g_1$ ,  $g_2$ , and so on. In HDLC mode, FIFO bytes are dispersed among several HFC-channel bytes.



Register setup:			(CSM <b>2</b> TX)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 12	(FIFO #12)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[12,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '001'	$(FIFO \rightarrow S/T, FIFO \rightarrow PCM)$
A_CHANNEL[12,TX]	: V_CH_FDIR	= 0	(transmit HFC-channel)
	: V_CH_FNUM	= 31	(HFC-channel #31)
A_SUBCH_CFG[12,TX]	]: V_BIT_CNT	= 3	(process 3 bits)
	: V_START_BIT	= 3	(start with bit 3)
	: V_LOOP_FIFO	= 0	(normal operation)
	: V_INV_DATA	= 0	(normal data transmission)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 8	(FIFO #8)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[8,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 0	(HDLC mode)
	: V_TRP_IRQ	= 1	(enable FIFO)
	: V_DATA_FLOW	= '001'	(FIFO $\rightarrow$ S/T, FIFO $\rightarrow$ PCM)
A_CHANNEL[8,TX]	: V_CH_FDIR	= 0	(transmit HFC-channel)
	: V_CH_FNUM	= 31	(HFC-channel #31)
A_SUBCH_CFG[8,TX]	: V_BIT_CNT	= 1	(process 1 bit)
	: V_START_BIT	= 2	(start with bit 2)
	: V_LOOP_FIFO	= 0	(normal operation)
	: V_INV_DATA	= 0	(normal data transmission)
R_FIFO	: V_FIFO_DIR	= 0	(transmit HFC-channel)
	: V_FIFO_NUM	= 31	(HFC-channel #31)
	: V_REV	= 0	(normal bit order)
A_CH_MSK[31,TX]	: V_CH_MSK	= '1000 1100'	(mask byte)
R_SLOT	: V_SL_DIR	= 0	(transmit slot)
	: V_SL_DIN : V_SL_NUM	= 0 = 7	(transmit slot) (slot #7)
	: V_SL_NOM : V_CH_SDIR	= 7 = 0	(transmit HFC-channel)
A_SL_CFG[7,TX]		= 0 = 31	
	: V_CH_SNUM		(HFC-channel #31)
	: V_ROUT	= '10'	(data to pin STIO1)

#### **2** FIFO-to-PCM (RX)

HFC-channel[31,RX] receives data bits that are to be distributed to FIFO[12,RX] and FIFO[8,RX].

Registers A\_SUBCH\_CFG[FIFO] of FIFO[12,RX] and FIFO[8,RX] define the numbers of valid data bits and their positions in the HFC-channel byte. These bits are dispersed to FIFO[12,RX] and FIFO[8,RX] where they are aligned to bit 0.

A detailed overview of the received data is shown in Table 3.13. The first data byte in FIFO[12,RX] is  $f_1$ , the second byte is  $f_2$ , and so on. FIFO[8,RX] receives bytes  $h_1$ ,  $h_2$ , and so on. In HDLC mode, FIFO bytes are collected from several HFC-channel bytes.

**Data flow** 

## Cologne Chip

Register setup:				(CSM <b>2</b> RX)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 12	(FIFO #12)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[12,RX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	= '001'	$(FIFO \leftarrow PCM)$	
A_CHANNEL[12,RX]	: V_CH_FDIR	= 1	(receive HFC-channel)	
	: V_CH_FNUM	= 31	(HFC-channel #31)	
A_SUBCH_CFG[12,TX]	]: V_BIT_CNT	= 3	(process 3 bits)	
	: V_START_BIT	= 3	(start with bit 3)	
	: V_LOOP_FIFO	= 0	(normal operation)	
	: V_INV_DATA	= 0	(normal data transmission)	
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)	
	: V_FIFO_NUM	= 8	(FIFO #8)	
	: V_REV	= 0	(normal bit order)	
A_CON_HDLC[8,RX]	: V_IFF	= 0	(0x7E as inter frame fill)	
	: V_HDLC_TRP	= 0	(HDLC mode)	
	: V_TRP_IRQ	= 1	(enable FIFO)	
	: V_DATA_FLOW	= '001'	$(FIFO \leftarrow PCM)$	
A_CHANNEL[8,RX]	: V_CH_FDIR	= 1	(receive HFC-channel)	
	: V_CH_FNUM	= 31	(HFC-channel #31)	
A_SUBCH_CFG[8,TX]	: V_BIT_CNT	= 1	(process 1 bit)	
	: V_START_BIT	= 2	(start with bit 2)	
	: V_LOOP_FIFO	= 0	(normal operation)	
	: V_INV_DATA	= 0	(normal data transmission)	
R_SLOT	: V_SL_DIR	= 1	(receive slot)	
	: V_SL_NUM	= 7	(slot #7)	
A_SL_CFG[7,RX]	: V_CH_SDIR	= 1	(receive HFC-channel)	
	: V_CH_SNUM	= 31	(HFC-channel #31)	
	: V_ROUT	= '10'	(data from pin $STIO2$ )	



	7						0
HFC-channel mask:	1 (	0 0	0	1	1	0	0
HFC-channel transmit byte 1:	1 (	$0   e_1[2]$	$e_1[1]$	$e_1[0]$	$g_1[0]$	0	0
HFC-channel transmit byte 2:	1 (	$0   e_1[5]$	$e_1[4]$	$e_1[3]$	$g_1[1]$	0	0
HFC-channel transmit byte 3:	1 (	$0 e_2[0]$	$e_1[7]$	$e_1[6]$	$g_1[2]$	0	0
HFC-channel transmit byte 4:	1 (	0 $e_2[3]$	$e_{2}[2]$	$e_{2}[1]$	$g_1[3]$	0	0

 Table 3.12: Subchannel processing according to Figure 3.18 (CSM 2 TX, HDLC mode)

 Table 3.13: Subchannel processing according to Figure 3.18 (CSM 2 RX, HDLC mode)

	7	0
HFC-channel transmit byte 1:	$x \ x \ f_1[2] \ f_1[1] \ f_1[0] \ h_1[0] \ x$	x
HFC-channel transmit byte 2:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	x
HFC-channel transmit byte 3:	$x  x  f_2[0]  f_1[7]  f_1[6]  h_1[2]  x$	x
HFC-channel transmit byte 4:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	x





## Chapter 4

# **FIFO handling and HDLC controller**

Write only	y registers:	Read only	register:		
Address	Name	Page	Address	Name	Page
0x0B	R_FIRST_FIFO	163	0x04	A_Z1L	173
0x0D	R_FIFO_MD	163	0x05	A_Z1H	174
0x0E	A_INC_RES_FIFO	164	0x06	A_Z2L	174
0x0F	R_FIFO	165	0x07	A_Z2H	175
0x0F	R_FSM_IDX	165	0x0C	A_F1	175
0x84	A_FIFO_DATA0_NOINC	166	0x0D	A_F2	176
0x84	A_FIFO_DATA1_NOINC	166	0x88	R_INT_DATA	176
0x84	A_FIFO_DATA2_NOINC	166			
0xF4	A_CH_MSK	167	Read/wri	te registers:	
0xFA	A_CON_HDLC	168	Address	Name	Page
0xFB	A_SUBCH_CFG	170	Audress	ivanie	
0xFC	A_CHANNEL	171	0x80	A_FIFO_DATA0	177
0xFD	A_FIFO_SEQ	172	0x80	A_FIFO_DATA1	177
			0x80	A_FIFO_DATA2	177

Table 4.1: Overview of the HFC-4S/8S FIFO registers



## 4.1 Overview

There are up to 32 receive FIFOs and up to 32 transmit FIFOs with 64 HDLC controllers in whole. The HDLC circuits are located on the S/T interface side of the FIFOs. Thus plain data is always stored in the FIFOs. Automatic zero insertion is done in HDLC mode when HDLC data goes from the FIFOs to the S/T interface or to the PCM bus (transmit FIFO operation). Automatic zero deletion is done in HDLC mode when the HDLC data comes from the S/T interface or PCM bus (receive FIFO operation).

There is a transmit and a receive FIFO for each B-channel and for each D-channel.

The FIFO control registers are used to select and control the FIFOs of HFC-4S/8S. The FIFO register set exists for every FIFO number and receive/transmit direction. The FIFO is selected by the FIFO select register  $R_FIFO$ .

All FIFOs are disabled after reset (hardware reset, soft reset or HFC reset). The selected FIFO is enabled with register A\_CON\_HDLC by setting at least one of V\_HDLC\_TRP or V\_TRP\_IRQ to a value different from zero.

## 4.2 FIFO counters

The FIFOs are realized as ring buffers in the internal or external SRAM. They are controlled by counters. The counter sizes depend on the setting of the FIFO sizes. *Z*1 is the FIFO input counter and *Z*2 is the FIFO output counter.

Each counter points to a byte position in the SRAM. On a FIFO input operation Z1 is incremented. On an output operation Z2 is incremented. If Z1 = Z2 the FIFO is empty.

After every pulse on the F0IO signal, HDLC bytes are written into the S/T interface (from a transmit FIFO) and HDLC bytes are read from the S/T interface (to a receive FIFO). A connection to the PCM interface is also possible.

The D-channel data is processed in exactly the same way as the B-channel data, except that the D-FIFO data rate is reduced in HDLC mode.

Additionally there are two counters F1 and F2 for every FIFO for counting the HDLC frames. Their width is 4 bit for 32 KByte SRAM and 5 bit for larger SRAMs. They form a ring buffer as Z1 and Z2 do, too.

RAM size	F <sub>MIN</sub>	F <sub>MAX</sub>
32k x 8	0x00	0x0F
128k x 8	0x00	0x1F
512k x 8	0x00	0x1F

 Table 4.2: F-counter range with different RAM sizes

*F*1 is incremented when a complete frame has been received and stored in the FIFO. *F*2 is incremented when a complete frame has been read from the FIFO. If F1 = F2 there is no complete frame in the FIFO.



The reset state of the *Z*- and *F*-counters are

- $Z1 = Z2 = Z_{MAX}^{1}$  and
- $F1 = F2 = F_{MAX}^2$ .

This initialization can be carried out with a soft reset or a HDLC reset. For this, bit V\_SRES or bit V\_HFC\_RES in register R\_CIRM has to be set. Individual FIFOs can be reset with bit V\_RES\_FIFO in register A\_INC\_RES\_FIFO.

In addition, a hardware reset initializes the counters.

## **Important** !

#### Busy status after FIFO change, FIFO reset and F1/F2 incrementation

Changing a FIFO, reseting a FIFO or incrementing the *F*-counters causes a short BUSY period of HFC-4S/8S. This means an access to FIFO control registers is not allowed until BUSY status is cleared (bit V\_BUSY in register R\_STATUS). The maximum duration takes 25 clock cycles ( $\sim 1 \mu$ s). Status, interrupt and control registers can be read and written at any time.

#### **Please note !**

The counter state  $Z_{MIN}$  (resp.  $F_{MIN}$ ) of the Z-counters (resp. F-counters) follows counter state  $Z_{MAX}$  (resp.  $F_{MAX}$ ) in the FIFOs.

Please note that  $Z_{MIN}$  and  $Z_{MAX}$  depend on the FIFO number and FIFO size (s. Section 4.3 and Table 4.3).

## 4.3 FIFO size setup

HFC-4S/8S can operate with 32k x 8 internal or alternatively with 128k x 8 or 512k x 8 external SRAM. Bitmap V\_RAM\_SZ in register R\_RAM\_MISC must be set accordingly to the RAM size. Table 4.3 shows how the FIFO size can be varied with the different RAM sizes. Additionally, the initial  $Z_{max}$  and  $Z_{min}$  values are given in Table 4.3.

After changing the FIFO size or RAM size a soft reset should be initiated.

<sup>&</sup>lt;sup>1</sup>See  $Z_{max}$  value in Table 4.3.

<sup>&</sup>lt;sup>2</sup>See  $F_{max}$  value in Table 4.2.



## 4.4 External SRAM

The maximum FIFO size depends on the SRAM size. The internal 32k x 8 SRAM will satisfy most applications needs. An external SRAM can be used to enlarge the memory size. The following characteristics are required:

- Asynchronous SRAM
- 128k x 8 or 512k x 8
- high speed (20 ns for  $f_{SYS} = 24.576 \text{ MHz}$ , 10 ns for  $f_{SYS} = 49.152 \text{ MHz}$ )

				AM (inter _SZ = 0x(	,	12		AM (exter	/			AM (extern _SZ = 0x02	,
		F <sub>MI</sub>	<sub>N</sub> = 0x00	), F <sub>MAX</sub> =	= 0x0F	F <sub>M</sub>	<sub>IN</sub> = 0x0	0, F <sub>MAX</sub> =	0x1F	F <sub>MI</sub>	<sub>N</sub> = 0x00	$\mathbf{F}_{\mathbf{MAX}} = \mathbf{F}_{\mathbf{MAX}}$	0x1F
V_FIFO_MD	V_FIFO_SZ	FIFO number	Z <sub>MIN</sub>	Z <sub>MAX</sub>	FIFO size (byte)	FIFO number	Z <sub>MIN</sub>	Z <sub>MAX</sub>	FIFO size (byte)	FIFO number	Z <sub>MIN</sub>	Z <sub>MAX</sub>	FIFO size (byte)
'00'	'00'	031	0x80	0x1FF	384	031	0xC0	0x07FF	1856	031	0xC0	0x1FFF	8000
'10'	'00'	015	0x80	0x0FF	128	015	0xC0	0x03FF	832	015	0xC0	0x0FFF	3904
		16 31	0x00	0x1FF	512	16 31	0x00	0x07FF	2048	16 31	0x00	0x1FFF	8192
'10'	'01'	023	0x80	0x0FF	128	023	0xC0	0x03FF	832	023	0xC0	0x0FFF	3904
		24 31	0x00	0x3FF	1024	24 31	0x00	0x0FFF	4096	24 31	0x00	0x3FFF	16384
'10'	'10'	027	0x80	0x0FF	128	027	0xC0	0x03FF	832	027	0xC0	0x0FFF	3904
		28 31	0x00	0x7FF	2048	28 31	0x00	0x1FFF	8192	28 31	0x00	0x7FFF	32768
'10'	'11'	029	0x80	0x0FF	128	029	0xC0	0x03FF	832	029	0xC0	0x0FFF	3904
		30 31	0x00	0xFFF	4096	30 31	0x00	0x3FFF	16384	30 31	0x00	0xFFFF	65536
'11'	'00'	015	0x00	0x0FF	256	015	0x00	0x03FF	1024	015	0x00	0x0FFF	4096
		16 31	0x00	0x1FF	512	16 31	0x00	0x07FF	2048	16 31	0x00	0x1FFF	8192
'11'	'01'	07	0x00	0x1FF	512	07	0x00	0x07FF	2048	07	0x00	0x1FFF	8192
		8 15	0x00	0x3FF	1024	8 15	0x00	0x0FFF	4096	8 15	0x00	0x3FFF	16384
'11'	'10'	03	0x00	0x3FF	1024	03	0x00	0x0FFF	4096	03	0x00	0x3FFF	16384
		4 7	0x00	0x7FF	2048	4 7	0x00	0x1FFF	8192	47	0x00	0x7FFF	32768
'11'	'11'	01	0x00	0x7FF	2048	01	0x00	0x1FFF	8192	01	0x00	0x7FFF	32768
		23	0x00	0xFFF	4096	23	0x00	0x3FFF	16384	23	0x00	0xFFFF	65536

Table 4.3: FIFO size setup





### 4.5 FIFO operation

## **Important**!

Without F0IO and C4IO clocks the HDLC controller does not work!

#### 4.5.1 HDLC transmit FIFOs

Data can be transmitted from the host bus interface to the FIFO with write access to registers A\_FIFO\_DATA0 and A\_FIFO\_DATA0\_NOINC. HFC-4S/8S converts the data into HDLC code and tranfers it from the FIFO to the S/T or the PCM bus interface.




Figure 4.1: FIFO organization

HFC-4S/8S checks Z1 and Z2. If Z1 = Z2 (FIFO empty), HFC-4S/8S generates a HDLC flag ('01111110') or continuous '1's (depending on bit V\_IFF in register A\_CON\_HDLC) and transmits it to the S/T interface. In this case Z2 is not incremented. If also F1 = F2 only HDLC flags or continuous '1's are sent to the S/T interface and all counters remain unchanged. If the frame counters are unequal F2 is incremented and HFC-4S/8S tries to transmit the next frame. At the end of a frame (Z2 reaches Z1) it automatically generates the 16 bit CRC checksum and adds an ending flag. If there is another frame in the FIFO ( $F1 \neq F2$ ) the F2 counter is incremented again.

With every byte being written from the host bus side to the FIFO, Z1 is incremented automatically. If a complete frame has been sent into the FIFO F1 must be incremented to transmit the next frame. If the frame counter F1 is incremented the Z-counters may also change because Z1 and Z2 are functions of F1 and F2. Thus there are Z1(F1), Z2(F1), Z1(F2) and Z2(F2) (see Fig. 4.1).

Z1(F1) is used for the frame which is just written from the host bus side. Z2(F2) is used for the frame which is just being transmitted to the PCM or S/T interface side of HFC-4S/8S. Z1(F2) is the



end of frame pointer of the current output frame.

In the transmit HFC-channels F1 is only incremented from the host interface side if the software driver wants to say "end of transmit frame". This is done by setting bit V\_INC\_F in register A\_INC\_RES\_FIFO. Then the current value of Z1 is stored, F1 is incremented and Z1 is used as start address of the next frame. Z2(F2) can not be accessed while Z2(F1) can be accessed for transmit FIFOs: If V\_FZ\_MD in register R\_RAM\_MISC is set, then Z2(F2) replaces Z2(F1). With this setting the actual filling of the entire RAM space for a FIFO can be calculated.

#### 4.5.2 Automatic D-channel frame repetition

The D-channel transmit FIFO has a special feature. If the S/T interface signals a D-channel contention before the CRC is sent the Z2 counter is set to the starting address of the current frame and HFC-4S/8S tries to repeat the frame automatically.

#### Please note !

HFC-4S/8S begins to transmit the bytes from a FIFO at the moment the FIFO is changed (writing R\_FIFO) or the F1 counter is incremented. Switching to the FIFO that is already selected also starts the transmission. Thus by selecting the same FIFO again transmission can be started.




Figure 4.2: FIFO data organization in HDLC mode

#### 4.5.3 FIFO full condition in HDLC transmit HFC-channels

Due to the limited number of registers of HFC-4S/8S, the driver software must maintain a list of frame start and end addresses to calculate the actual FIFO size and to check the FIFO full condition. Because there is a maximum of 32 (resp. 16 with 32k RAM) frame counter values and the start address of a frame is the incremented value of the end address of the last frame the memory table needs to have only 32 (resp. 16) values of 16 bit instead of 64 (resp. 32) values.

Remember that an increment of Z-value  $Z_{MAX}$  is  $Z_{MIN}$  in all FIFOs!



There are two different FIFO full conditions. The first one is met when the FIFO contents comes up to 31 frames (128k or 512k RAM) or 15 frames (32k RAM). There is no possibility for HFC-4S/8S to manage more frames even if the frames are very small. The second limitation is the overall size of the FIFO. If V\_FZ\_MD in register R\_RAM\_MISC is set, the actual FIFO size can be calculated as Z1(F1) - Z2(F2) + 1.

#### 4.5.4 HDLC receive FIFOs

The receive HFC-channels receive data from the S/T or PCM bus interface read registers. The data is converted from HDLC into plain data and sent to the FIFO. The data can then be read via the host bus interface.

HFC-4S/8S checks the HDLC data coming in. If it finds a flag or more than 5 consecutive '1's it does not generate any output data. In this case Z1 is not incremented. Proper HDLC data being received is converted by HFC-4S/8S into plain data. After the ending flag of a frame, HFC-4S/8S checks the HDLC CRC checksum. If it is correct one byte with all '0's is inserted behind the CRC data in the FIFO named STAT (see Fig. 4.2). This last byte of a frame in the FIFO is different from all '0's if there is no correct CRC field at the end of the frame.

If the STAT value is 0xFF, the HDLC frame ended with at least 8 bits '1's. This is similar to an abort HDLC frame condition.

The ending flag of a HDLC frame can also be the starting flag of the next frame.

After a frame is received completely, F1 is incremented by HFC-4S/8S automatically and the next frame can be received.

After reading a frame via the host bus interface F2 has to be incremented. If the frame counter F2 is incremented also the Z-counters may change because Z1 and Z2 are functions of F1 and F2. Thus there are Z1(F1), Z2(F1), Z1(F2) and Z2(F2) (see Fig. 4.1).

Z1(F1) is used for the frame which is just received from the S/T interface side of HFC-4S/8S. Z2(F2) is used for the frame which is just beeing transmitted to the host bus interface. Z1(F2) is the end of frame pointer of the current output frame.

To calculate the length of the current receive frame the software has to evaluate Z1 - Z2 + 1. When Z2 reaches Z1 the complete frame has been read.

In the receive HFC-channels F2 must be incremented from the host interface side after the software detects an end of receive frame (Z1 = Z2) and  $F1 \neq F2$ . Then the current value of Z2 is stored, F2 is incremented and Z2 is copied as start address of the next frame. This is done by setting bit V\_INC\_F in register A\_INC\_RES\_FIFO. If Z1 = Z2 and F1 = F2 the FIFO is totally empty. Z1(F1) can not be accessed.

### **Important** !

Before reading a new frame, a change FIFO operation (write access to register  $R\_FIFO$ ) has to be done even if the desired FIFO is already selected. The change FIFO operation is required to update the internal buffer of HFC-4S/8S. Otherwise the first 4 bytes of the FIFO will be taken from the internal buffer and may be invalid.



#### 4.5.5 FIFO full condition in HDLC receive HFC-channels

Because of the ISDN B-channels not having a hardware based flow control there is no possibility to stop input data if a receive FIFO is full.

Thus there is no FIFO full condition implemented in HFC-4S/8S. HFC-4S/8S assumes that the FIFOs are deep enough that the host processor's hardware and software is able to avoid any overflow of the receive FIFOs. Overflow conditions are again more than 31 input frames (resp. 15 frames with 32k RAM) or a memory overflow of the FIFO because of excessive data.

Because HDLC procedures only know a window size of 7 frames no more than 7 frames are sent without software intervention. Due to the great large size of the HFC-4S/8S FIFOs it is easy to poll HFC-4S/8S even in large time intervalls without having to fear a FIFO overflow condition.

To avoid any undetected FIFO overflows the software driver should check F1 - F2, i.e. the number of frames in the FIFO. If F1 - F2 is less than the number in the last reading, an overflow took place if there was no reading of a frame in between.

After a detected FIFO overflow condition this FIFO must be reset by setting the FIFO reset bit  $V_{RES_FIFO}$  in register A\_INC\_RES\_FIFO.

#### 4.5.6 Transparent mode of HFC-4S/8S

It is possible to switch off the HDLC operation for each FIFO independently by bit V\_HDLC\_TRP in register A\_CON\_HDLC. If this bit is set, data from the FIFO is sent directly to the S/T or PCM bus interface and data from the S/T or PCM bus interface is sent directly to the FIFO.

Be sure to switch into transparent mode only if F1 = F2. Being in transparent mode the *F*-counters remain unchanged. Z1 and Z2 are the input and output pointers respectively. Because F1 = F2, the Z-counters are always accessable and have valid data for FIFO input and output.

If a transmit FIFO changes to FIFO empty condition no CRC is generated and the last data byte written into the FIFO is repeated until there is new data.

Normally the last byte is undefined because of the *Z*-counter pointing to a previously unwritten address. To define the last byte, the last write access to the FIFO must be done without *Z* increment (see register A\_FIFO\_DATA0\_NOINC).

In receive HFC-channels there is no check on flags or correct CRCs and no status byte added.

Unlike in HDLC mode, where byte synchronization is achieved with HDLC flags, the byte boundaries are not arbitrary. The data is just the same as it comes from or is sent to the S/T or PCM bus interface.

Transmit and receive transparent data can be done in two ways. The usual way is transporting FIFO data to the S/T interface with the LSB first as usual in HDLC mode. The second way is transmitting the bytes in reverse bit order as usual for PCM data. So the first bit is the MSB. The bit order can be reversed by setting bit V\_REV in register R\_FIFO when the FIFO is selected.

## **Important** !

For normal data transmission, register A\_SUBCH\_CFG must be set to 0x00. To use 56 kbit/s restricted mode for U.S. ISDN lines, register A\_SUBCH\_CFG must be set to 0x07 for B-channels.



#### 4.5.7 Reading F- and Z-counters

For all asynchronous host accesses to HFC-4S/8S there is a small chance that a register is changed just in the moment when it is read. Because of slightly different delays of individual bits, it is even possible that the read value is fully invalid. Therefore we advise to read a F- or Z-counter register until two consecutive readings find the same value.

This is not necessary for a time period of at least 125 µs after writing R\_FIFO. It is also not necessary for Z-counters of receive FIFOs if  $F1 \neq F2$ . Then a whole frame has been received and the counters Z1(F2) and Z2(F2) are stable and valid.

#### 4.5.8 FIFO loop

FIFO data can automatically be transmitted in a loop. This function is normaly used to play a sound signal repeatedly in a PCM time slot. Thus transparent mode should be used.

To set up a FIFO data loop, the following register values have to be implemented:

Register setup:						
R_FIFO	: V_FIFO_DIR = '0'	(select a transmit FIFO)				
	: V_FIFO_NUM = $n$	(select FIFO [ <i>n</i> ,TX])				
Wait until the FIFO	Wait until the FIFO is empty					
$A_INC_RES_FIFO : V_RES_FIFO = '1'$ (reset FIFO)						
Wait until not busy	$(V\_BUSY = '0' in register R\_S)$	TATUS)				
Wait at least for 125	δµs					
A_CON_HDLC	: V_HDLC_TRP = '1'	(select transparent mode)				
$A\_SUBCH\_CFG : V\_LOOP\_FIFO = '1' $ (enable FIFO loop)						
Write data into the FIFO						
Write any value to R_FIFO to start the transmission (change FIFO command)						

An established FIFO loop can easily be stopped by writing V\_LOOP\_FIFO = '0' into register A\_SUBCH\_CFG.



## 4.6 Register description

#### 4.6.1 Write only registers

R	R_FIRST_FIFO		(1	v) 0x0B	
	<b>First FIFO of the FIFO sequence</b> This register is only used in <i>FIFO Sequence Mode</i> , see register R_FIFO_MD for data flow mode selection.				
	Bits	Reset value	Name	Description	
	0	0	V_FIRST_FIFO_DIR	Data direction This bit defines the data direction of the first FIFO in FIFO sequence. '0' = transmit FIFO data '1' = receive FIFO data	
	51	0x00	V_FIRST_FIFO_NUM	<b>FIFO number</b> This bitmap defines the number of the first FIFO in the FIFO sequence.	
	76		(reserved)	Must be '00'.	

R_	_FIFO_M	ID		(w) 0x0D	
FI	FO mode	e configur	ation		
Tł	This register defines the FIFO arrangement and the working mode of the FIFOs and HDLC controllers.				
	Bits	Reset value	Name	Description	
	10	0	V_FIFO_MD	<b>FIFO mode</b> This bitmap and V_FIFO_SZ are used to organize the FIFOs in the internal or external SRAM.	
	32	0	V_DF_MD	<b>Data flow mode selection</b> '00' = Simple Mode (SM) '01' = Channel Select Mode (CSM) '10' = not used '11' = FIFO Sequence Mode (FSM)	
	54	0	V_FIFO_SZ	<b>FIFO size</b> This bitmap and V_FIFO_MD are used to organize the FIFOs in the internal or external SRAM. The actual FIFO sizes also depend on the used SRAM size (see R_RAM_MISC).	
	76		(reserved)	Must be '00'.	

(See Table 4.3 on page 157 for suitable V\_FIFO\_MD and V\_FIFO\_SZ values.)



A	_INC_RE	S_FIFO []	FIFO] (w	7)	0x0E
In	Increment and reset FIFO register				
Be	efore writi	ing this arr	ay register the FIFO must be se	lected by register R_FIFO.	
	Bits	Reset value	Name	Description	
	0		V_INC_F	Increment the <i>F</i> -counters of the selected I '0' = no increment '1' = increment This bit is automatically cleared after the con- increment has been processed.	
	1		V_RES_FIFO	FIFO reset '0' = no reset '1' = reset selected FIFO ( <i>F</i> - and <i>Z</i> -counters channel mask A_CH_MSK are reset) This bit is automatically cleared after the FII reset has been processed.	
	2		V_RES_LOST	LOST error bit reset '0' = no reset '1' = reset LOST This bit is automatically cleared with the LC error bit reset.	DST
	73		(reserved)	Must be '00000'.	



R_	FIFO		(พ	v) 0x0F	
FI	FIFO selection register				
	0		select a FIFO. Before a FIFO a FO number and data direction.	array register can be accessed, this index register must	
<b>Note:</b> This register is a multi-register. It is selected with bitmap V_DF_MD less than '11' in register R_FIFO_MD (SM and CSM selected).					
	Bits	Reset value	Name	Description	
	0	0	V_FIFO_DIR	FIFO data direction '0' = transmit FIFO data '1' = receive FIFO data	
	51	0x00	V_FIFO_NUM	FIFO number	
	6		(reserved)	Must be '0'.	
	7	0	V_REV	<b>Bit order</b> '0' = LSB first '1' = MSB first LSB first is used in HDLC mode while MSB first is used in transparent mode. The bit order is being reversed for the data stored into the FIFO or when the data is read from the FIFO.	

R_	_FSM_ID	1_IDX (w) 0x0			0x0F
In	Index register of the FIFO sequence				
This register is used to select a list number in <i>FIFO Sequence Mode</i> . Some FIFO array registers are indexed by this list number. Before these registers can be accessed, this index register must specify the desired list number.					
In	<b>Note:</b> This register is a multi-register. It is selected with bitmap V_DF_MD = '11' in register R_FIFO_MD. In FSM only few FIFO array registers are indexed by this multi-register, but most FIFO array registers remain indexed by R_FIFO.				
	Bits	Reset value	Name	Description	
	50	0	V_IDX	<b>List index</b> The list index must be in	the range $063$ .
	76		(reserved)	Must be '00'.	



<b>A</b> _	_FIFO_D	ATA0_NO	DINC [FIFO] (	w)	0x84	
FI	FIFO data register					
	This address can also be accessed to write word and double word width which accesses two or four data bytes (see registers A_FIFO_DATA1_NOINC and A_FIFO_DATA2_NOINC).					
Be	fore writi	ng this arı	ray register the FIFO must be s	elected by register R_FIFO.		
Bits Reset value Name Description		Description				
	70		V_FIFO_DATA0_NOINC	<b>Data byte</b> Write one byte to the FIFO selected with R_FIFO without incrementing Z-counter.	U	

(This register can be used to store the last FIFO byte in transparent transmit mode. Then this byte is repeately transmitted automatically.)

A	_FIFO_D	ATA1_NO	INC [FIFO]	(w)	0x84
FIFO data register					
Before writing this array register the FIFO must be selected by register R_FIFO.					
	Bits	Reset value	Name	Description	
l l					
	150		V_FIFO_DATA1_NOINC	<ul> <li>Data word</li> <li>Write one word to the FIFO selected with a R_FIFO without incrementing Z-counter.</li> </ul>	register

<b>A</b> _	_FIFO_D/	ATA2_NO	INC [FIFO]	(w)	0x84
FI	FIFO data register				
Be	fore writi	ng this arr	ay register the FIFO r	must be selected by register R_FIFO.	
	Bits	Reset value	Name	Description	
	310		V_FIFO_DATA2_N	NOINC Data double word Write two words to the FIL R_FIFO without increment	U



A	_CH_MSł	<pre>(FIFO]</pre>		(w) 0	xF4	
Н	HFC-channel data mask for the selected transmit HFC-channel					
Fo	or receive ]	FIFOs this	s register is ignored.			
Ве	efore writi	ng this arı	ray register the HFC-c	hannel must be selected by register R_FIFO.		
	Bits	Reset value	Name	Description		
	70	0xFF	V_CH_MSK	Mask byte This bitmap defines bit values for not processed bits of a HFC-channel. All not processed bits o HFC-channel are set to the value defined in this register. This register has only a meaning when $\forall$ BIT CNT $\neq 0$ in register A SUBCH CFG.	f a	



A_CON_HDLC [FIFO] (w)			(w) OxFA	
HDLC and	connectio	on settings of the sele	cted FIFO	
Before writing this array register the FIFO must be selected by register R_FIFO.				
Bits	Reset value	Name	Description	
0	0	V_IFF	<b>Inter frame fill</b> '0' = write HDLC flags 0x7E as inter frame fill '1' = write all '1's as inter frame fill <b>Note:</b> For a D-channel this bit must be '1'.	
1	0	V_HDLC_TRP	HDLC mode/transparent mode selection '0' = HDLC mode '1' = transparent mode Note: For a D-channel this bit must be '0'.	
42	0	V_TRP_IRQ	<b>Transparent mode interrupt selection</b> This bitmap has a different meaning in HDLC and transparent mode.	
			<b>Transparent mode:</b> The FIFO is enabled and an interrupt is generated all $2^n$ bytes when the bits [n-1:0] of the Z1-counter (in transmit direction) or the Z2-counter (in receive direction) change from all '1's to all '0's. $n = V_TRP_IRQ + 5$ . 0 = FIFO enabled, no interrupt $1 = all 2^6 = 64$ bytes an interrupt is generated $2 = all 2^7 = 128$ bytes an interrupt is generated $3 = all 2^8 = 256$ bytes an interrupt is generated $4 = all 2^9 = 512$ bytes an interrupt is generated $5 = all 2^{10} = 1024$ bytes an interrupt is generated $6 = all 2^{11} = 2048$ bytes an interrupt is generated $7 = all 2^{12} = 4096$ bytes an interrupt is generated <b>Notes:</b> (1) No interrupt occurs, if the Z-counters do never reach the selected value. This depends on the $Z_{MAX}$ setting. (2) The first interrupt after $Z = Z_{min}$ comes after $2^n - Z_{min}$ bytes if $2^n - 1 > Z_{min}$ . Only the following interrupts come after $2^n$ bytes until Z reaches $Z_{min}$ again.	
			<b>HDLC mode:</b> The FIFO is enabled with any value $\neq 0$ . A FIFO interrupt can be generated at end of frame. $0 = FIFO$ disabled, no interrupt $1 \dots 7 = FIFO$ enabled, interrupt enabled	
			<b>Note:</b> A FIFO must be enabled even for connections between line interface and PCM interface. No data transmission is performed with disabled FIFO.	

(continued on next page)



(continued from previous page)

t e Name	Description
V_DATA_FLOW	<b>Data flow configuration</b> In transmit operation (V_FIFO_DIR = '0' in register R_FIFO):
	'000', '001' = FIFO $\rightarrow$ S/T, FIFO $\rightarrow$ PCM '010', '011' = FIFO $\rightarrow$ PCM '100', '101' = FIFO $\rightarrow$ S/T, S/T $\rightarrow$ PCM '110', '111' = S/T $\rightarrow$ PCM
	In receive operation (V_FIFO_DIR = '1' in register $R_FIFO$ ):
	'000', '100' = FIFO $\leftarrow$ S/T '001', '101' = FIFO $\leftarrow$ PCM '010', '110' = FIFO $\leftarrow$ S/T, S/T $\leftarrow$ PCM '011', '111' = FIFO $\leftarrow$ PCM, S/T $\leftarrow$ PCM
	Name

(For details on bitmap V\_DATA\_FLOW see Fig. 3.3 and 3.4 on page 107.)

## Important !

A FIFO is disabled if  $V_HDLC_TRP + V_TRP_IRQ = 0$  in register A\_CON\_HDLC[FIFO]. This setting is useful to reduce RAM accesses if a FIFO is not used at all.

If HFC-channel data is routed through the switches of the flow controller (Fig. 3.3 and 3.4) the FIFO must be enabled. That applies to all connections except the PCM-to-PCM data transmission.



#### A\_SUBCH\_CFG [FIFO] 0xFB (w) Subchannel parameters for bit processing of the selected FIFO Before writing this array register the FIFO must be selected by register R\_FIFO. Note: For D- and E-channels this register must be 0x02. Reset Bits Name Description value 2..0 V\_BIT\_CNT 0 Number of bits to be processed in the **HFC-channel byte** In HDLC mode, only this number of bits is read from or written into the FIFO. In transparent mode always a whole FIFO byte is read or written, but only V\_BIT\_CNT bits contain valid data. '000' = process 8 bits (64 kbit/s) '001' =process 1 bit (8 kbit/s) '010' =process 2 bits (16 kbit/s) '011' =process 3 bits (24 kbit/s) '100' =process 4 bits (32 kbit/s) '101' = process 5 bits (40 kbit/s) '110' = process 6 bits (48 kbit/s) '111' = process 7 bits (56 kbit/s) 5..3 V\_START\_BIT Start bit in the HFC-channel byte 0 This bitmap specifies the position of the bit field in the HFC-channel byte. The bit field is located at position V\_START\_BIT in the HFC-channel byte. V\_BIT\_CNT + V\_START\_BIT must not be greater than 7 to get the bit field completely inside the HFC-channel byte. Any value greater than 7 produces an undefined behavior of the subchannel processor. V\_LOOP\_FIFO 6 0 **FIFO** loop 0' = normal operation'1' = repeat current FIFO data (useful only in transparent mode) Note: This bit is only used for transmit FIFOs and is ignored for receive FIFOs. 7 0 V\_INV\_DATA **Inverted data** '0' = normal data transmission '1' = inverted data transmission



#### A\_CHANNEL [FIFO] 0xFC (w) HFC-channel assignment for the selected FIFO This register is only used in Channel Select Mode and FIFO Sequence Mode. Before writing this array register the FIFO must be selected by register R\_FIFO. Reset Bits Name Description value 0 V\_CH\_FDIR **HFC-channel data direction** '0' = HFC-channel for transmit data '1' = HFC-channel for receive data **Reset value:** This bitmap is reset to the same value as the current FIFO, i.e. $V\_CH\_FDIR$ of A\_CHANNEL[*number*, *direction*] = *direction*. 5..1 V\_CH\_FNUM **HFC-channel number** (0..31)**Reset value:** This bitmap is reset to the same value as the current FIFO, i.e. V\_CH\_FNUM of A\_CHANNEL[*number*, *direction*] = *number*. 7..6 0 (reserved) Must be '00'.



•			1		
	FIFO_SE	Q[FIFO]	(w	) 0xFD	
FIF	O seque	nce list			
Thi	s register	is only us	ed in FIFO Sequence Mode.		
Bef	Before writing this array register the FIFO must be selected by register R_FIFO.				
	Bits	Reset value	Name	Description	
	0		V_NEXT_FIFO_DIR	<ul> <li>FIFO data direction</li> <li>This bit defines the data direction of the next FIFO in FIFO sequence.</li> <li>'0' = transmit FIFO data</li> <li>'1' = receive FIFO data</li> <li>Reset value: This bitmap is reset to the same value as the current FIFO, i.e. V_NEXT_FIFO_DIR of A_FIFO_SEQ[number, direction] = direction.</li> </ul>	
	51		V_NEXT_FIFO_NUM	FIFO number This bitmap defines the FIFO number of the next FIFO in the FIFO sequence. Reset value: This bitmap is reset to the same value as the current FIFO, i.e. V_NEXT_FIFO_NUM of A_FIFO_SEQ[number, direction] = number.	
	6	0	V_SEQ_END	End of FIFO list '0' = FIFO list goes on '1' = FIFO list is terminated after this FIFO (V_NEXT_FIFO_DIR and V_NEXT_FIFO_NUM are ignored)	
	7	0	(reserved)	Must be '0'.	



#### 4.6.2 Read only registers

<b>A</b> _	Z1L [FII	FO]		( <b>r</b> )	0x04			
FI	FIFO input counter Z1, low byte access							
	This address can also be accessed with word and double word width to read the complete Z1-counter or Z1- and Z2-counters together (see registers $A_Z1$ and $A_Z12$ ).							
Be	fore read	ling this ar	ray register the	FIFO must be selected by register R_FIFO.				
Bits Reset value Name Descri		Description						
	70		V_Z1L	Bits [70] counter value o	<b>f</b> Z1			

(See Table 4.3 for reset value.)

A	_ <b>Z1</b> [FIFO	)]		( <b>r</b> )	0x04		
FI	FIFO input counter Z1, word access						
Ве	efore readi	ng this ar	ray register the Fl	FO must be selected by register R_FIFO.			
		-		, , , , ,			
	Bits	Reset value	Name	Description			
	15 0		V 74				
	150		V_Z1	Bits [150] counter value of Z1			

(See Table 4.3 for reset value.)

A	<b>A_Z12</b> [FIFO]			( <b>r</b> )	0x04			
FI	FIFO input counters Z1 and Z2, double word access							
Be	efore read	ing this ar	ray register the FI	FO must be selected by register R_FIFO.				
	Bits	Reset value	Name	Description				
310			V_Z12	Bits [150] are counter value [3116] are counter value of				

(See Table 4.3 for reset value.)



(r	к) ()	x05				
FIFO input counter $Z1$ , high byte access						
register the FIFO must be se	elected by register R_FIFO.					
Name	Description					
/_Z1H	Bits [158] counter value of Z1					
	, high byte access	, high byte access register the FIFO must be selected by register R_FIFO. Name Description				

(See Table 4.3 for reset value.)

<b>A_Z2L</b> [FI	FO]		( <b>r</b> )	0x06					
FIFO outp	FIFO output counter Z2, low byte access								
This addre	ss can also	be accessed with	word width to read the complete Z2-cou	inter (see register A_Z2).					
Before read	ling this ar	ray register the FI	IFO must be selected by register R_FIFC	D.					
Bits	Reset	Name	Description						
DIUS	value	1 (unite	Distription						
70		V Z2L	Bits [70] counter valu	10 of 72					

(See Table 4.3 for reset value.)

Α_	A_Z2 [FIFO] (r)			( <b>r</b> )	0x06			
FI	FIFO output counter Z2, word access							
Ве	efore readi	ing this ar	ray register the	FIFO must be selected by register R_FIFO.				
		Deret						
	Bits	Reset value	Name	Description				
	150		V Z2	Bits [150] counter value of Z2				
	150		▼_ <u></u> _ <u></u> ∠∠					

(See Table 4.3 for reset value.)



A	_ <b>Z2H</b> [FI	FO]		( <b>r</b> )	0x07			
FI	FIFO output counter Z2, high byte access							
Ве	efore read	ling this ar	ray register the FI	FO must be selected by register R_FIFO.				
		Reset						
	Bits	value	Name	Description				
	70		V Z2H	Bits [158] counter value of Z2				
	70		V_Z2H	Bits [158] counter value of Z2				

(See Table 4.3 for reset value.)

A	_ <b>F1</b> [FIF0	D]		( <b>r</b> )	0x0C			
FI	FIFO input HDLC frame counter F1, byte access							
	This address can also be accessed with word width to read the $F1$ - and $F2$ -counters together (see register A_F12).							
Be	efore read	ling this ar	ray register the FI	IFO must be selected by register R_FIFO	Э.			
	Bits	Reset value	Name	Description				
	70		V_F1	<b>Counter value</b> Up to 31 HDLC frames can be stored in every F	s (resp. 15 with 32k RAM) FIFO.			

(See Table 4.3 for reset value.)

A_F	<b>A_F12</b> [FIFO] (1			(r)	0x0C
FIF	O input	HDLC fi	rame counters F	1 and F2, word access	
Befo	ore reading	ng this ar	ray register the Fl	IFO must be selected by register R_FIFO.	
]	Bits	Reset value	Name	Description	
	150		V_F12	<b>Bits [70] are counter value of</b> <i>F</i> 1 <b>and bits [158] are counter value of</b> <i>F</i> 2 Up to 31 HDLC frames (resp. 15 with 32k R can be stored in every FIFO.	

(See Table 4.3 for reset value.)



Α_	_ <b>F2</b> [FIF0	D]		( <b>r</b> )	0x0D
FI	FO outp	ut HDLC	frame counter <i>l</i>	F2, byte access	
Before reading this array register the FIFO must be selected by register R_FIFO.					
	Bits	Reset value	Name	Description	
	70		V_F2	<b>Counter value</b> Up to 31 HDLC frames (resp. 15 with 32k H can be stored in every FIFO.	RAM)

(See Table 4.3 for reset value.)

R	_INT_DA	TA		(r)	0x88
In	ternal da	nta registe	r		
This register can be read to access data with short read signal.					
	Bits	Reset value	Name	Description	
	70		V_INT_DATA	Internal data buffer	

See 'Short read method' on page 74.



#### 4.6.3 Read/write registers

Α_	_FIFO_D	ATAO [FIF	[C	( <b>r</b> / <b>w</b> )	0x80				
FI	FIFO data register								
	This address can also be accessed with word and double word width to access two or four data bytes (see registers A_FIFO_DATA1 and A_FIFO_DATA2).								
Be	fore writi	ing or read	ing this array register	the FIFO must be selected by regist	er R_FIFO.				
	Bits	Reset value	Name	Description					
	70		V_FIFO_DATA0	•	om / to the FIFO selected ad increment Z-counter by				

Α_	_FIFO_D4	ATA1 [FIFO	)]	( <b>r/w</b> )	0x80
FI	FO data ı	register			
Ве	efore writi	ng or readin	ng this array register the	e FIFO must be selected by register R_FIFO.	
	Bits	Reset value	Name	Description	
	150		V_FIFO_DATA1	<b>Data word</b> Read/write one word from/ to the FIFO select with register R_FIFO and increment Z-counted 2.	

Α_	_FIFO_D	ATA2 [FIFC	)]	(r/w)	0x80
	<b>FO data</b> efore writi	8	ng this array register the	e FIFO must be selected by register R_FIFO.	
	Bits	Reset value	Name	Description	
	310		V_FIFO_DATA2	<b>Data double word</b> Read / write two words from / to the FIFO se with register <b>R_FIFO</b> and increment Z-cour 4.	





## Chapter 5

# S/T interface

Write only registers:			Read only registers:		
Address	Name	Page	Address	Name	Page
0x12	R_SCI_MSK	202	0x12	R_SCI	211
0x16	R_ST_SEL	203	0x17	R_BERT_STA	273
0x17	R_ST_SYNC	204	0x1C	R_STATUS	294
0x30	A_ST_WR_STA	205	0x30	A_ST_RD_STA	212
0x31	A_ST_CTRL0	206	0x34	A_ST_SQ_RD	212
0x32	A_ST_CTRL1	207	0x3C	A_ST_B1_RX	213
0x33	A_ST_CTRL2	208	0x3D	A_ST_B2_RX	213
0x34	A_ST_SQ_WR	208	0x3E	A_ST_D_RX	213
0x37	A_ST_CLK_DLY	209	0x3F	A_ST_E_RX	214
0x3C	A_ST_B1_TX	209			
0x3D	A_ST_B2_TX	210			
0x3E	A_ST_D_TX	210			

Table 5.1: Overview of the S/T interface registers



Number	Name	Description
124	R_A7	S/T interface no. 7 receive input A
125	LEV_A7	S/T interface no. 7 level detect A
126	LEV_B7	S/T interface no. 7 level detect B
127	R_B7	S/T interface no. 7 receive input B
128	ADJ_LEV7	S/T interface no. 7 level generator
129	VDD_ST	+2.8 V nominal power supply (depends on the S/T transmit amplitude)
130	T_A7	S/T interface no. 7 transmit data A
131	T_B7	S/T interface no. 7 transmit data B
Number	Name	Description
132	T_B6	S/T interface no. 6 transmit data B
133	T_A6	S/T interface no. 6 transmit data A
135	ADJ_LEV6	S/T interface no. 6 level generator
136	R_B6	S/T interface no. 6 receive input B
137	LEV_B6	S/T interface no. 6 level detect B
138	LEV_A6	S/T interface no. 6 level detect A
139	R_A6	S/T interface no. 6 receive input A
Number	Name	Description
142	R_A5	S/T interface no. 5 receive input A
142	LEV_A5	S/T interface no. 5 level detect A
143	LEV_AS	
143 144	LEV_A5 LEV_B5	S/T interface no. 5 level detect B
144	LEV_B5	S/T interface no. 5 level detect B
144 145	LEV_B5 R_B5	S/T interface no. 5 level detect B S/T interface no. 5 receive input B
144 145 146	LEV_B5 R_B5 ADJ_LEV5	S/T interface no. 5 level detect B S/T interface no. 5 receive input B S/T interface no. 5 level generator
144 145 146 147	LEV_B5 R_B5 ADJ_LEV5 VDD_ST	S/T interface no. 5 level detect B S/T interface no. 5 receive input B S/T interface no. 5 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude)
144 145 146 147 148	LEV_B5 R_B5 ADJ_LEV5 VDD_ST T_A5	<ul> <li>S/T interface no. 5 level detect B</li> <li>S/T interface no. 5 receive input B</li> <li>S/T interface no. 5 level generator</li> <li>+2.8 V nominal power supply (depends on the S/T transmit amplitude)</li> <li>S/T interface no. 5 transmit data A</li> </ul>
144 145 146 147 148 149	LEV_B5 R_B5 ADJ_LEV5 VDD_ST T_A5 T_B5	S/T interface no. 5 level detect B S/T interface no. 5 receive input B S/T interface no. 5 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude) S/T interface no. 5 transmit data A S/T interface no. 5 transmit data B
144 145 146 147 148 149 <b>Number</b>	LEV_B5 R_B5 ADJ_LEV5 VDD_ST T_A5 T_B5 Name	S/T interface no. 5 level detect B S/T interface no. 5 receive input B S/T interface no. 5 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude) S/T interface no. 5 transmit data A S/T interface no. 5 transmit data B <b>Description</b>
144 145 146 147 148 149 <b>Number</b> 150	LEV_B5 R_B5 ADJ_LEV5 VDD_ST T_A5 T_B5 Name T_B4	S/T interface no. 5 level detect B S/T interface no. 5 receive input B S/T interface no. 5 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude) S/T interface no. 5 transmit data A S/T interface no. 5 transmit data B <b>Description</b> S/T interface no. 4 transmit data B
144 145 146 147 148 149 <b>Number</b> 150 151	LEV_B5 R_B5 ADJ_LEV5 VDD_ST T_A5 T_B5 <b>Name</b> T_B4 T_A4	S/T interface no. 5 level detect B S/T interface no. 5 receive input B S/T interface no. 5 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude) S/T interface no. 5 transmit data A S/T interface no. 5 transmit data B <b>Description</b> S/T interface no. 4 transmit data B S/T interface no. 4 transmit data A
144 145 146 147 148 149 <b>Number</b> 150 151 153	LEV_B5 R_B5 ADJ_LEV5 VDD_ST T_A5 T_B5 Name T_B4 T_A4 ADJ_LEV4	<ul> <li>S/T interface no. 5 level detect B</li> <li>S/T interface no. 5 receive input B</li> <li>S/T interface no. 5 level generator</li> <li>+2.8 V nominal power supply (depends on the S/T transmit amplitude)</li> <li>S/T interface no. 5 transmit data A</li> <li>S/T interface no. 5 transmit data B</li> <li>Description</li> <li>S/T interface no. 4 transmit data A</li> <li>S/T interface no. 4 transmit data A</li> <li>S/T interface no. 4 transmit data A</li> </ul>
144 145 146 147 148 149 <b>Number</b> 150 151 153 154	LEV_B5 R_B5 ADJ_LEV5 VDD_ST T_A5 T_B5 <b>Name</b> T_B4 T_A4 ADJ_LEV4 R_B4	<ul> <li>S/T interface no. 5 level detect B</li> <li>S/T interface no. 5 receive input B</li> <li>S/T interface no. 5 level generator</li> <li>+2.8 V nominal power supply (depends on the S/T transmit amplitude)</li> <li>S/T interface no. 5 transmit data A</li> <li>S/T interface no. 5 transmit data B</li> <li>Description</li> <li>S/T interface no. 4 transmit data A</li> <li>S/T interface no. 4 transmit data B</li> <li>S/T interface no. 4 level generator</li> <li>S/T interface no. 4 receive input B</li> </ul>

 Table 5.2: Overview of the S/T interface pins (interfaces #4..7, HFC-8S only)



Number	Name	Description
159	R_A3	S/T interface no. 3 receive input A
160	LEV_A3	S/T interface no. 3 level detect A
161	LEV_B3	S/T interface no. 3 level detect B
162	R_B3	S/T interface no. 3 receive input B
163	ADJ_LEV3	S/T interface no. 3 level generator
164	VDD_ST	+2.8 V nominal power supply (depends on the S/T transmit amplitude)
165	T_A3	S/T interface no. 3 transmit data A
166	T_B3	S/T interface no. 3 transmit data B
Number	Name	Description
167	T_B2	S/T interface no. 2 transmit data B
168	T_A2	S/T interface no. 2 transmit data A
170	ADJ_LEV2	S/T interface no. 2 level generator
171	R_B2	S/T interface no. 2 receive input B
172	LEV_B2	S/T interface no. 2 level detect B
173	LEV_A2	S/T interface no. 2 level detect A
174	R_A2	S/T interface no. 2 receive input A
Number	Name	Description
176	R_A1	S/T interface no. 1 receive input A
177	LEV_A1	S/T interface no. 1 level detect A
178	LEV_B1	S/T interface no. 1 level detect B
1/0		
179	R_B1	S/T interface no. 1 receive input B
	R_B1 ADJ_LEV1	
179		S/T interface no. 1 receive input B
179 180	ADJ_LEV1	S/T interface no. 1 receive input B S/T interface no. 1 level generator
179 180 181	ADJ_LEV1 VDD_ST	S/T interface no. 1 receive input B S/T interface no. 1 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude)
179 180 181 182	ADJ_LEV1 VDD_ST T_A1	<ul> <li>S/T interface no. 1 receive input B</li> <li>S/T interface no. 1 level generator</li> <li>+2.8 V nominal power supply (depends on the S/T transmit amplitude)</li> <li>S/T interface no. 1 transmit data A</li> </ul>
179 180 181 182 183	ADJ_LEV1 VDD_ST T_A1 T_B1	<ul> <li>S/T interface no. 1 receive input B</li> <li>S/T interface no. 1 level generator</li> <li>+2.8 V nominal power supply (depends on the S/T transmit amplitude)</li> <li>S/T interface no. 1 transmit data A</li> <li>S/T interface no. 1 transmit data B</li> </ul>
179 180 181 182 183 Number	ADJ_LEV1 VDD_ST T_A1 T_B1 Name	S/T interface no. 1 receive input B S/T interface no. 1 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude) S/T interface no. 1 transmit data A S/T interface no. 1 transmit data B <b>Description</b>
179 180 181 182 183 <b>Number</b> 184	ADJ_LEV1 VDD_ST T_A1 T_B1 Name T_B0	S/T interface no. 1 receive input B S/T interface no. 1 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude) S/T interface no. 1 transmit data A S/T interface no. 1 transmit data B <b>Description</b> S/T interface no. 0 transmit data B
179 180 181 182 183 <b>Number</b> 184 185	ADJ_LEV1 VDD_ST T_A1 T_B1 Name T_B0 T_A0	S/T interface no. 1 receive input B S/T interface no. 1 level generator +2.8 V nominal power supply (depends on the S/T transmit amplitude) S/T interface no. 1 transmit data A S/T interface no. 1 transmit data B <b>Description</b> S/T interface no. 0 transmit data B S/T interface no. 0 transmit data A
179 180 181 182 183 <b>Number</b> 184 185 187	ADJ_LEV1 VDD_ST T_A1 T_B1 Name T_B0 T_A0 ADJ_LEV0	<ul> <li>S/T interface no. 1 receive input B</li> <li>S/T interface no. 1 level generator</li> <li>+2.8 V nominal power supply (depends on the S/T transmit amplitude)</li> <li>S/T interface no. 1 transmit data A</li> <li>S/T interface no. 1 transmit data B</li> <li>Description</li> <li>S/T interface no. 0 transmit data A</li> <li>S/T interface no. 0 transmit data A</li> <li>S/T interface no. 0 level generator</li> </ul>
179 180 181 182 183 <b>Number</b> 184 185 187 188	ADJ_LEV1 VDD_ST T_A1 T_B1 Name T_B0 T_A0 ADJ_LEV0 R_B0	<ul> <li>S/T interface no. 1 receive input B</li> <li>S/T interface no. 1 level generator</li> <li>+2.8 V nominal power supply (depends on the S/T transmit amplitude)</li> <li>S/T interface no. 1 transmit data A</li> <li>S/T interface no. 1 transmit data B</li> <li>Description</li> <li>S/T interface no. 0 transmit data A</li> <li>S/T interface no. 0 transmit data A</li> <li>S/T interface no. 0 level generator</li> <li>S/T interface no. 0 receive input B</li> </ul>



# 5.1 Overview

The S/T interface module consists of the receive and transmit data pathes with a clock processing unit each, the clock distribution unit and the S/T state machine. The overall connection of these units is shown in Figure 5.1.




Figure 5.1: Overview of the S/T interface module

Received data from pins R\_A0 and R\_B0 is passed through the RX data path to the switching buffer. A bit clock and a frame clock are derived from the received data. These clocks are used to synchronize the RX data path timing to the incoming data stream. The frame clock can be passed for synchronization purposes to the TX data path and the PCM timing control as well.

The transmit data clock can be generated from several clocks which are obtained from the clock distribution unit. A jitter attenuator inside the TX clock unit ensures jitter and wander reduction. This TX clock is passed back to the clock distribution unit.

The state machine takes several signals from the RX data path and the RX clock unit. The TX data path is controlled by the state machine's output signal.

A detailed block diagram of the S/T interface module is shown in Figure 5.3.

## 5.2 Frame structure

The frame structures on the S/T interface are different for each direction of transmission. Both structures are illustrated in Figure 5.2. The raw data bit rate is 192 kBit/s in transmit and receive direction.

HDLC B-channel data starts with the LSB, PCM B-channel data starts with the MSB.

The nominal 2 bit offset is as seen from the TE in Figure 5.2. The offset can be adjusted for TE mode with bitmap  $V\_ST\_CLK\_DLY$  in register  $A\_ST\_CLK\_DLY$ . The corresponding offset at the NT may be greater due to delay in the interface cable and varies by configuration.






Figure 5.2: Frame structure at reference point S and T (see legend in Table 5.4 and specification [3])

The TE-to-NT transmission has 10 balancing bits within every frame to achieve independent DC balanced parts for different TEs. This is indicated by lines below the frame structure in Figure 5.2.

In the NT-to-TE direction there is only one real DC-balance bit at the end of the frame because all data comes from the same source. Another L-bit at the beginning of the frame belongs to the preceding F-bit and is used for code violation.

NT-to-TE & TE-to-NT:		NT-to-TE only:			
Code	Description	Code	Description		
F	Framing bit, marks the start of the frame (1 bit/frame)	Е	Bit within the E-channel (D-echo- channel, 4 bit/frame)		
B1	Bit within the B1-channel (2 byte/frame)	М	Multiframing bit, marks the start o		
B2	<ul><li>Bit within the D-channel (4 bit/frame)</li><li>DC balancing bit (NT-to-TE: 2 bit/frame,</li></ul>		the multiframe in every 20th frame (1 bit/frame)		
D		Ν	Boolean complementation of the auxil-		
L			iary framing bit $F_A$ , $N = \overline{F}_A$ (1 bit/frame)		
TE-to-NT: 10 bit/frame)	S	S-bit of the multiframe (1 bit/frame)			
F <sub>A</sub>	NT-to-TE: Auxiliary framing bit, marks the start of subchannel 1 in every 5th frame, a multiframe bit (S-bit) is transmitted in the same frame (1 bit/frame)	А	Activation bit (1 bit/frame)		
	TE-to-NT: Q-bit of the multiframe (1 bit/frame)				

Table 5.	4: Legend	for Figure 5.2
----------	-----------	----------------

# **5.3 Data transmission**

To transfer any data over the B-channels they have to be enabled for transmission by setting V\_B1\_EN or V\_B2\_EN in register A\_ST\_CTRL0. Receive is enabled by setting V\_B1\_RX\_EN or V\_B2\_RX\_EN in register A\_ST\_CTRL2.



## 5.4 Multiframe structure

There is a higher frame structure called *multiframe*. A multiframe has the length of 4 bits and consists of the bits Q1, Q2, Q3 and Q4 (TE-to-NT) or S1, S2, S3 and S4 (NT-to-TE). Q1 and S1 are transmitted first. As there is one multiframe bit transferred every fifth 250 µs cycle, a complete multiframe is transferred every 5 ms. This means that a multiframe has a length of 20 S/T frames.

The  $F_{A}$ - and M-bits are used to identify the multiframes. Table 5.5 shows the position of the multiframe bits. A detailed specification of the multiframe structure is given in [3].

Multiframe transmission must be enabled with  $V\_SQ\_EN = '1'$  in register  $A\_ST\_CTRL0$ ).

## 5.5 INFO signals

Signals which are transmitted on the interface line are called *INFO signals*. INFO 0 is defined for both TE-to-NT and NT-to-TE directions. All other INFO signals are either for TE-to-NT signaling (INFO 1, INFO 3) or NT-to-TE signaling (INFO 2, INFO 4). The INFO signals are defined as follows <sup>1</sup>:

- **INFO 0:** No signal on line.
- **INFO 1:** Continous signal at nominal bit rate with a '00111111' pattern which has a positive zero first and a negative zero following.
- **INFO 2:** Frames with A-bit and all B-, D- and E-bits in the frame are set to binary zero. The  $F_A$ -, N- and L-bits are set according to the normal coding rule.
- INFO3: Synchronised frames with 2 bit offset and operational data on B- and D-channels.
- **INFO4:** Frames with operational data on B-, D- and E-channels. The A-bit is set to binary one.

<sup>&</sup>lt;sup>1</sup>Please see [3] for a detailed description of the INFO signals.



	NT-to-TE frame synchronization		TE-to-NT multiframe	NT-to-TE multiframe	
Frame number	F <sub>A</sub> -bit	M-bit	$\begin{array}{c} {\bf Q\text{-bits in}}\\ {\bf F}_{\bf A} \text{ bit position }^{*1} \end{array}$	S-bits *2	
1	'1'	'1'	Q1	<b>S</b> 1	
2	'0'	'0'	'0'	'0'	
3	'0'	'0'	'0'	'0'	
4	·0'	'0'	'0'	'0'	
5	'0'	'0'	'0'	'0'	
6	'1'	'0'	Q2	S2	
7	'0'	'0'	'0'	'0'	
8	,0,	'0'	·0'	,0,	
9	'0'	'0'	,0,	'0'	
10	'0'	'0'	'0'	'0'	
11	'1'	'0'	Q3	<b>S</b> 3	
12	'0'	'0'	,0,	'0'	
13	'0'	'0'	'0'	'0'	
14	'0'	'0'	'0'	'0'	
15	,0,	'0'	'0'	,0,	
16	'1'	'0'	Q4	S4	
17	'0'	'0'	'0'	'0'	
18	'0'	'0'	'0'	'0'	
19	'0'	'0'	'0'	'0'	
20	'0'	,0,	·0'	·0'	
1	'1'	'1'	Q1	S1	
2	'0'	'0'	'0'	'0'	

 Table 5.5: Multiframe structure of the Q- and S-bits

<sup>\*1</sup>: If the Q-bits are not used by a TE, the Q-bits shall be set to '1' (i.e. echoing of the received  $F_A$  bits).

 $^{*2}$ : The specification [3] defines five subchannels for the S-multiframe. Only subchannel 1 is used from the /chip. All other subchannels are set to '0'.



## 5.6 State machine

HFC-4S/8S is equiped with 4 respectively 8 S/T interfaces according to ITU-T I.430 [3] and ETSI TBR03 [2] specifications. They can all individually be configured into TE or NT mode by setting  $V\_ST\_MD$  in register A\_ST\_CTRL0.

The Fx or Gx state can be read out of register A\_ST\_RD\_STA. However, it is possible to overwrite the state machine by setting bit V\_ST\_LD\_STA in register A\_ST\_WR\_STA. Activation and deactivation can be initiated by writing bitmap V\_ST\_ACT in the same register.

This bitmap can be used for TE and NT mode and can start activation or deactivation from any state. Even in TE mode it can be used to initiate a deactivation from any state to F3. Such a deactivation should only be initiated if the state machine is not in F6 or F7, of course. Writing '11' (start activation) when the state machine is already activated (G2/G3 or F6/F7), will not change the current state.

Before starting the Fx/Gx state machine, register A\_ST\_CLK\_DLY of its S/T interface must be set. For the recommended external S/T circuitry, the default value is 0x0E for TE and 0x6C for NT.

There is an overview register R\_SCI which reports a state change of all S/T interfaces. Bits which are masked as enabled in register R\_SCI\_MSK also generate an interrupt. All bits in R\_SCI are cleared after reading the register.

# Important !

The S/T state machine is stuck at '0' after a reset. In this state, HFC-4S/8S sends no signal on the S/T line and is not able to activate it by incoming INFOx. Writing '0' into bit V\_ST\_LD\_STA of register A\_ST\_WR\_STA restarts the state machine.

**NT mode:** The NT state machine does not change automatically from G2 to G3 if the TE side sends INFO3 frames. This transition must be activated each time by V\_G2\_G3 of register A\_ST\_RD\_STA or it can permanently be activated by setting bit V\_G2\_G3\_EN in register A\_ST\_CTRL1.

It is not allowed to switch on the state machine before the S/T interface has finished its initialization procedure. Otherwise, this can lead to fatal consequences with current ISDN connections on the S/T bus.

Incoming INFO 0 at state F7 cause a state change to F3 normally. Sometimes an intermediate state F6 occurs. In this case another state change to F3 comes up within 1 ms and F6 can be ignored. V\_INFO0 in register A\_ST\_RD\_STA should be checked with every state change from F7 to F6. When this bit is set, the state should be checked again after about 1 ms. When it is F3, the intermediate state F6 has to be ignored.<sup>2</sup>

Tables 5.6 and 5.7 show the S/T interface activation and deactivation layer 1 of the finite state matrix in NT and TE mode.

<sup>&</sup>lt;sup>2</sup>It might be useful to start a timer of approximately 1 ms to detect the F7 - F6 - F3 state changes.



State name:	Reset	Deactivated	Pending	Active	Pending		
			activation		deactivation		
State number:	G 0	G1	G 2	G3	G4		
INFO sent:	INFO 0	INFO 0	INFO 2	INFO 4	INFO 0		
			IINFO 2	111104			
Event:							
State machine release *3	G 1						
Activate request	start T 1 <sup>*1</sup> G 2	start T 1 $^{*1}$ G 2			start T 1 <sup>*1</sup> G 2		
Deactivate request	—		start T 2 G 4	start T 2 G 4			
Expiry T 1 <sup>*1</sup>		—	start T 2 G 4	/	—		
Expiry T 2 *2		_	_	_	G 1		
Receiving INFO 0		_	_	G 2	G 1		
Receiving INFO 1	—	start T 1 <sup>*1</sup> G 2	—	/	—		
Receiving INFO 3	—	/	stop T 1 *1,4 G 3	—	_		
Lost framing		/	/	G 2	_		
Legend: —	No state chang	ge					
/	Impossible site	uation					
	Impossible by the definition of the layer 1 service						

 Table 5.6: S/T interface activation/deactivation layer 1 matrix for NT mode

Impossible by the definition of the layer 1 service

<sup>\*1</sup>: Timer T 1 is not implemented and must be implemented in software.

<sup>\*2</sup>: Timer T 2 prevents unintentional reactivation. Its value is  $256 \cdot 125 \,\mu s = 32 \,ms$ . This implies that a TE has to recognize INFO 0 and to react on it within this time.

 $^{*3}$ : After reset the state machine is fixed to G 0.

<sup>\*4</sup>: Bit V\_SET\_G2\_G3 in register A\_ST\_WR\_STA must be set to allow this transition or V\_G2\_G3\_EN in register A\_ST\_CTRL1 must be set to allow automatic transition  $G 2 \rightarrow G 3$ .

logne

State name: State number: INFO sent: Event:	tesse R F O INFO 0	Seusing Seusing F 2 INFO 0	F 3 INFO 0	Banal Awaiting Awaiting L 4 INFO 1	INFO 0	Synchronized F 6	F 7 F 7	bot Lost framing INFO 0
State machine release *1	F 2	/	/	/	/	/	/	/
Activate request, receiving any signal receiving INFO 0			F 5 start T3 <sup>*5</sup> F 4			_		_
Expiry T 3 *5		/	—	F3	F 3	_	—	F 3
Receiving INFO 0		F 3	_			F 3	F 3	F 3
Receiving any signal *2	_	_	_	F 5		/	/	
Receiving INFO 2 $^{*3}$	—	F 6	F 6	F6	F 6	—	F 6	F 6
Receiving INFO 4 *3	—	F7	stop T3 <sup>*5</sup> F 7	stop T3 <sup>*5</sup> F 7	stop T3 <sup>*5</sup> F 7	stop T3 *5 F 7	—	stop T3 *5 F 7
Lost framing *4		/	/	/	/	F 8	F 8	_

 Table 5.7: S/T interface activation/deactivation layer 1 matrix for TE mode

Legend: — No state change

/ Impossible situation

Impossible by the definition of the layer 1 service

<sup>\*1</sup>: After reset the state machine is fixed to F0.

 $^{*2}$ : This event reflects the case where a signal is received and the TE has not (yet) determined wether it is INFO 2 or INFO 4.

\*3: Bit and frame synchronization achieved.

\*4: Loss of Bit or frame synchronization.

\*5: Timer T 3 is not implemented and must be implemented in software.



# 5.7 Synchronization clocks

Details of the S/T interface clock synchronization is shown in Figure 5.3 on page 190. Clock distribution is divided into the *receive clock unit* of the S/T interface and the *transmit clock unit*.

## 5.7.1 Clock synchronization with several TEs connected to different CO switches

Several TEs of the HFC-4S/8S S/T interfaces can be interconnected to different central offices (CO). An example of this szenario is illustrated in Figure 5.4.

The sychronization registers of Figure 5.4 are shown in detail in Figure 5.5. Received and transmitted data are always buffered twice to achieve a synchronization on both sides, the HFC-channel and the S/T interface. The S/T interface data is always synchronous to its FSC pulse.

HFC-channel data is latched either by the F0IO signal or by the delayed AF0 signal. If there is a central clock supply from an external PLL, it can be used to provide the timing for HFC-4S/8S as shown in Figure 5.4. In the other case, the internal PLL can be used as master PLL of the ISDN system.

The window detection block changes it's output signal when the phase offset between FSC and F0 is smaller than approximately 25  $\mu$ s (guard window). So the phase offset between FSC and F0 is always 25  $\mu$ s . 100  $\mu$ s.

## Timing without frequency drift

The timing characteristics of two TEs with a phase offset and the signals F0IO and AF0 are shown in Figure 5.6. In this example TE 0 is synchronization source for the PLL. Thus the timing offset between FSC\_0 and F0IO is  $62.5 \,\mu$ s (caused by the PLL). The figure shows one sample transmit data flow and one sample receive data flow on TE 0 and TE 1 each. In fact, both data transmissions happen every  $125 \,\mu$ s.

Symbol	Characteristic			
t <sub>PLL</sub>	PLL-generated frame pulse offset between FSC and F0IO (62.5 $\mu$ s)			
<i>t<sub>delay</sub></i>	Frame pulse delay between F0IO and AF0 (62.5 $\mu$ s)			
t <sub>phase</sub>	Frame offset between interface TE 0 and TE 1			
$TX_{data\_F0\_0}$	Time from transmit data valid to next F0_0 pulse			
$TX_{F0_0\_FSC0}$	Time from F0_0 pulse to next FSC_0 pulse			
$RX_{FSC0}_{F0}_{0}$	Time from FSC_0 pulse to next F0_0 pulse			
$RX_{F0_0_data}$	Time from F0_0 pulse to receive data valid			
TX <sub>data_F0_1</sub>	Time from transmit data valid to next F0_1 pulse			
$TX_{F0_1}FSC1$	Time from F0_1 pulse to next FSC_1 pulse			
$RX_{FSC1}F0_1$	Time from FSC_1 pulse to next F0_1 pulse			
$RX_{F0_1_{data}}$	Time from F0_1 pulse to receive data valid			

 Table 5.8: Symbols of Figures 5.6






Figure 5.3: Block diagram of the S/T interface module








Figure 5.4: Synchronization scenario with TEs connected to unsynchronized central office switches



**Figure 5.5:** Synchronization registers (detail of Figure 5.4)



**Figure 5.6:** Transmit and receive data transmission examples of two TEs with phase offset (see explanation in the text)



Figure 5.6 is divided into three parts. The upper and lower part show the line interface oriented signals of TE 0 and TE 1 respectively. In the middle part, HFC-channel oriented signals are shown which are common for all S/T interfaces.

A PLL generates the F0IO signal from the FSC pulse of the synchronization source with  $t_{PLL} = 62.5 \,\mu\text{s}$ . AF0 has a fixed 62.5  $\mu\text{s}$  delay to F0IO. The pseudo signals *transmit* and *receive* in Figure 5.6 represent the valid and invalid states of the HFC-channel data, strictly speaking input data of buffer #1 in transmit direction and output data from buffer #1 in receive direction.

As TE 0 is the synchronization source in this example, FSC\_0 is the reference signal for the PLL to generate the F0IO signal. A data transmission from TE 0 has no choice of synchronization signals. Buffer #1 gets the data byte with a F0IO pulse and buffer #2 takes it with the next FSC\_0 pulse.

In receive direction, the incoming data byte is stored in buffer #2 first with the FSC\_0 pulse. After  $RX_{FSC0_F0_0}$ , buffer #1 takes the data byte where it becomes valid for the HFC-channel.

TE 1 gets the transmit data from the HFC-channel with the F0\_1 pulse which comes  $TX_{data\_F0\_1}$  after data became valid. The internal data transfer of each S/T interface is controlled either by F0IO or by AF0. In this example F0\_1 = AF0 is shown.  $TX_{F0\_1\_FSC1}$  after F0\_1, the FSC\_1 pulse stores the data in buffer #2 so that the data byte is available at the line interface.

Received data ist first stored in buffer #2 with the FSC\_1 pulse. After  $RX_{FSC1_F0_1}$  buffer #1 takes the data byte and it receives the HFC-channel.


For the TE which acts as synchronization source, the clock pulses of buffer #1 and #2 have always a 62.5  $\mu$ s delay. Unsynchronized S/T interfaces have clock pulses of buffer #1 and #2 that are delayed 25  $\mu$ s. 100  $\mu$ s. The value depends on the phase offset  $t_{phase}$  between the synchronization source and the unsynchronized interface.

## Timing with frequency drift

When there is a frequency drift between FSC\_0 and FSC\_1, the window detection block changes it's output level from time to time and the synchronization multiplexer output shown in Figure 5.5 switches to the other clock signal. When this happens, a data error might happen.

Figure 5.7 shows the synchronization process for  $f_{FSC_1} > f_{FSC_0}$  in transmit data direction. FSC\_0 is assumed to be the synchronization signal which is the source for F0IO. F0\_1 is either F0IO or AF0. In this case FSC\_1 is too fast which leads to a *byte doubling* in case of transmission error.

Every time, when the detection window reaches the FSC\_1 pulse, F0\_1 jumps to the alternative signal. Every second jump a data error occurs as shown with byte 3 which is transmitted twice.



**Figure 5.7:** Data transmission with  $f_{FSC | 1} > f_{FSC | 0}$  (i.e. too fast FSC from unsynchronized TE)



Figure 5.8 shows the synchronization process for  $f_{FSC_1} < f_{FSC_0}$  in transmit data direction. Again, FSC\_0 is assumed to be the synchronization signal. In this case FSC\_1 is too slow which leads to a *byte skip* in case of transmission error.

Every time, when the detection window reaches the FSC\_1 pulse, F0\_1 jumps to the alternative signal. Every second jump an error occurs as shown with the byte pair 3 and 4, where byte 3 is not transmitted.

The shown examples consider only the transmit data direction. A similar effect exists in receive data direction, of course. A too fast FSC\_1 leads to *byte skip* errors and a too slow FSC\_1 causes *byte doubling* errors from time to time.

The time between two errors is given by

$$T_{error} = \frac{1}{f_{FSC\_0}} \cdot \frac{1 + \Delta f_{rel}}{\Delta f_{rel}} \approx \frac{125\,\mu s}{\Delta f_{rel}} \quad \text{for } \Delta f_{rel} \ll 1$$


with the precise frame clock  $f_{FSC_0} = 8 \text{ kHz}$  and the relative frequency error


$$\Delta f_{rel} = \frac{|f_{FSC\_1} - f_{FSC\_0}|}{f_{FSC\_0}}$$

For example, with  $\Delta f_{rel} = 0.01 \text{ ppm} = 10^{-8}$  the error-to-error time is  $T_{error} = 208 \text{ minutes}$ .

#### **Frequency jitter**

Even if both TEs have exactly the same frequency, there might be a F0-jump as well. Due to FSC jitter, the synchronization multiplexer can switch to the alternative signal. But this will happen only one time. Then, the guard window is centered between two consecutive FSC pulses and is far away from another jump condition. This single-jump condition might cause a byte error or not. It depends on the question, which one of the four jump situations shown in Figures 5.7 and 5.8 occurs and therefore it is a random event.







## 5.8 S/T transformers

Customers of Cologne Chip can choose from a variety of S/T transformers for ISDN Basic Rate Interface. All transformers are compatible to the HFC series of Cologne Chip that fulfill two criteria:

- Turns ratio of 1:2 (line side : chip side)
- Center tap on the chip side (required for Cologne Chip receiver circuitry)

Several companies provide transformers and transformer modules that can be used with our ISDN Basic Rate Interface controllers. Most popular are SMD dual transformer modules with choke for EMI reasons. Part numbers and manufacturers are listed in Table 5.9. A more extensive and regularly updated list can be found on Cologne Chip's website http://www.colognechip.com.

The transformer list has not been compiled under aspects of RoHS compliance. For the current RoHS status of the listed parts, please contact the transformer manufacturers straight.

Bel Fuse Inc., United Kingdom, http://www.belfuse.com			
Type Device	Type Device		
Dual Transformer Module without choke: 2798B (SMD) 2798C (SMD)	Dual Transformer Module with choke: APC 48301		
2798D (SMD)	Hybrid Transformer Module with choke \$803-6200-01		

## Table 5.9: S/T transformer part numbers and manufacturers

Type Device	Type Device
Single transformer:	Dual Transformer Module without choke:
T5003 (SMD, PCMCIA)	T5006 (SMD)
T5020 (SMD)	T5007 (SMD)
T5023 (SMD)	T5042 (SMD, 3 kV)
T5024 (SMD, 3 kV)	PE-65495
T5033 (SMD)	PE-65499
T5035 (3 kV)	PE-65795 (SMD)
T5036 (SMD, 3 kV)	PE-65799 (SMD)
PE-64995	
PE-64999	Dual Transformer Module with choke:
PE-68992	T5012
ST-5069 (SMD)	T5034 (SMD)
	T5038 (SMD)

#### Pulse Engineering, Inc., United States, http://www.pulseeng.com

(continued on next page)



 Table 5.9: S/T transformer part numbers and manufacturers

(continued from previous page)

#### Talema Elektronik GmbH, Germany, http://www.talema.net

Type Device	Type Device
Single Transformer:	Dual Transformer Module with choke:
ISF-140B1	HVM-140C1
ISV-140B1 (3 kV)	ISM-140C1
ISHF-240B1 (3 kV)	MUJ-103A-500(SMD)
SHJ-240B (SMD, 3 kV)	MUJ-103A-101(SMD)
SMJ-140B (SMD)	MUJ-103A-501(SMD)
SWJ-140B (SMD)	MUJ-103A-502(SMD)
	MAJ-403A-470 (SMD)
Dual Transformer Module without choke:	MAJ-403A-101 (SMD)
MUJ-103A-000 (SMD)	MAJ-403A-501 (SMD)
MAJ-403-000 (SMD)	MAJ-403A-502 (SMD)
MSJ-403A-000 (SMD)	MSJ-403A-470 (SMD)
MHJ-240B1-000 (SMD, 3 kV)	MSJ-403A-101 (SMD)
	MSJ-403A-501 (SMD)
	MSJ-403A-502 (SMD)
	MHJ-240B1-470 (SMD, 3 kV)
	MHJ-240B1-101 (SMD, 3 kV)
	MHJ-240B1-501 (SMD, 3 kV)
	MHJ-240B1-502 (SMD, 3 kV)
	MHJ-240B1-123 (SMD, 3 kV)

#### UMEC GmbH, Germany, Taiwan, United States, http://www.umec.de

Type Device	Type Device
Single transformer:	Dual Transformer Module without choke:
UT 20995	UT 20495-TS (SMD)
UT 20999	UT 20499-00TS (SMD)
UT 21023	UT 20765-00 (SMD, 3 kV)
UT 21595	UT 20795-00TS (SMD)
UT 28166	UT 21624
UT 28166-TS (SMD)	UT 21624 TS (SMD)
UT 28428-TS (SMD)	
UT 28729 (4 kV)	Dual Transformer Module with choke:
	UT 20495 CV-TS (SMD)
	UT 20765-05TS (SMD, 3 kV)
	UT 20765-10TS (SMD, 3 kV)
	UT 20765-50TS (SMD, 3 kV)
	UT 20795-05TS (SMD)
	UT 20795-10TS (SMD)
	UT 20795-50TS (SMD)
	UT 20795-5M-TS (SMD)
	UT 28624
	UT 28624A
	UT 28624A-T (SMD)

(continued on next page)



#### Table 5.9: S/T transformer part numbers and manufacturers

(continued from previous page)

#### Vacuumschmelze GmbH & Co. KG, Germany, http://www.vacuumschmelze.com

Type Device	Type Device
Single transformer:	Dual Transformer Module without choke:
3-L4021-X066	7-M4035-X001
3-L4025-X095	7-M5014-X001 (SMD)
3-L4031-X001	7-M5026-X001 (SMD)
3-L4097-X029 (3 kV)	7-M5026-X002 (SMD, 3 kV)
3-L5024-X028 (SMD)	7-M5054-X001 (SMD)
3-L5032-X040 (SMD, 3 kV)	
	Dual Transformer Module with choke:
	7-L5026-X010 (SMD)
	7-L5026-X011 (SMD, 3 kV)
	7-L5026-X017 (SMD)
	7-L5051-X014
	7-L5054-X005 (SMD, 3 kV)
	7-L5054-X006 (SMD, 3 kV)

Vogt electronic AG, Germany, http://www.vogt-electronic.com

Туре	Device	Type Device	
Single	transformer:	Dual Transformer Module without chok	t choke:
	503 05 901 00 (SMD)	503 16 504 00 (SMD)	
	503 10 009 00 (SMD)	503 16 513 00 (SMD, 4 kV)	V)
	503 12 001 00 (PCMCIA)	503 20 981 00 (SMD)	
	503 20 010 00 (SMD)	503 74 003 00 (SMD, 4 kV)	V)
	503 20 019 00 (SMD, 4 kV)	503 74 006 00 (SMD)	
		Dual Transformer Module with choke:	noke:
		503 16 017 00 (SMD)	
		503 16 501 00 (SMD)	
		503 16 502 00 (SMD)	
		503 16 505 00 (SMD)	
		503 16 506 00 (SMD)	
		503 20 985 00 (SMD)	
		543 76 006 00 (SMD)	

**Please note:** Cologne Chip cannot take any liability concerning the product names, characteristics and availability. Products can change without notice. Please refer to the manufacturer in case of doubt.

# **5.9** External circuitries

## 5.9.1 External receive circuitry

The standard external receive circuitry for TE and NT mode is shown in Figure 5.9.

HFC-4S/8S has four/eight S/T interfaces. For all not used S/T interfaces, the level adjustment






Figure 5.9: External S/T receive circuitry for TE and NT mode



pins ADJ\_LEV0 ... ADJ\_LEV7 should be left open. Furthermore, the S/T receive input pins R\_A0 ... R\_A7, LEV\_A0 ... LEV\_A7, LEV\_B0 ... LEV\_B7 and R\_B0 ... R\_B7 of these interfaces should be connected to ground if their second function (GPI) is not used as well.

Figure 5.9 connects pins R\_A0 /LEV\_A0 through the transformer to a minus (-) pin of the RJ-45 jack, while pins R\_B0 /LEV\_B0 are connected to a RJ-45 plus (+) pin. Due to the automatic polarity detection of the HFC-4S/8S receiver, it is allowed to swap the pairs R\_A0 /LEV\_A0 and R\_B0 /LEV\_B0.

## **5.9.2** External transmit circuitry

The standard external transmit circuitry for TE and NT mode is shown in Figure 5.10.

For all not used S/T interfaces, the two transmit pins  $T_A0 ... T_A7$  and  $T_B0 ... T_B7$  can be left open if their second function is not used as well.




Figure 5.10: External S/T transmit circuitry for TE and NT mode

If an S/T interface is only used in NT mode, the simplified circuitry which is shown in Figure 5.11 can be used.

The signal level of the transmit circuitry has to be adjusted by VDD\_ST (pins 181, 164, 147, 129). The exact voltage of VDD\_ST depends on the used transformer and circuitry dimensioning. For the






Figure 5.11: External S/T transmit circuitry for NT mode only

standard circuitry in Figure 5.10 it is approximately 2.8 V.

Figure 5.12 shows a voltage regulation circuitry for VDD\_ST voltage generation. Pin PWM0 is used for fine tuning the voltage by software. So the S/T output amplitude can be adjusted by software.

Many applications do not require software adjustment. In that case any other circuitry which can provide a stable voltage can be used. Typically, VDD\_ST must be in the range  $2.5 \text{ V} \dots 3.2 \text{ V}$  depending on the actual transformer and the circuitry dimensioning.




Figure 5.12: VDD\_ST voltage generation



## 5.9.3 Transformer and ISDN jack connection

Figure 5.13 and 5.14 show the connection circuitry of the transformer and the ISDN jack in TE mode<sup>3</sup>. The termination resistors R1 and R2 are optional.






Figure 5.13: Transformer and connector circuitry in TE mode



**Figure 5.14:** Transformer and connector circuitry in NT mode (shown with optional 100 $\Omega$  termination, whole bus termination must be 50 $\Omega$ )

<sup>3</sup>The ISDN jack RJ-45 has 8 pins and carries two pairs of wires. Standard configuration is

pin 3: TE (+) transmit  $\rightarrow$  NT (+) receive, pin 4: NT (+) transmit  $\rightarrow$  TE (+) receive, pin 5: NT (-) transmit  $\rightarrow$  TE (-) receive, pin 6: TE (-) transmit  $\rightarrow$  NT (-) receive.





# 5.10 Register description

# 5.10.1 Write only registers

R_	R_SCI_MSK (w) 0x				
St	ate chang	ge interru	pt mask register of the S/T int	terfaces	
	'0' means that the interrupt is not used for generating an interrupt on the interrupt pin 197. '1' enables the interrupt generation in case of the committed event.				
	Bits	Reset value	Name	Description	
	0	0	V_SCI_MSK_ST0	State change interrupt mask of S/T interface 0	
	1	0	V_SCI_MSK_ST1	State change interrupt mask of S/T interface 1	
	2	0	V_SCI_MSK_ST2	State change interrupt mask of S/T interface 2	
	3	0	V_SCI_MSK_ST3	State change interrupt mask of S/T interface 3	
	4	0	V_SCI_MSK_ST4	State change interrupt mask of S/T interface 4	
	5	0	V_SCI_MSK_ST5	State change interrupt mask of S/T interface 5	
	6	0	V_SCI_MSK_ST6	State change interrupt mask of S/T interface 6	
	7	0	V_SCI_MSK_ST7	State change interrupt mask of S/T interface 7	



R	_ST_SE	L	(1	v) 0x	16
Tł	<b>S/T interface selection register</b> This register is used to select an S/T interface. Before an S/T array register can be accessed, this index register must specify the desired S/T interface number.				
	Bits	Reset value	Name	Description	
	20		V_ST_SEL	Single S/T interface selection '000' = S/T interface 0 '001' = S/T interface 1 '010' = S/T interface 2 '011' = S/T interface 3 '100' = S/T interface 4 '101' = S/T interface 5 '110' = S/T interface 6 '111' = S/T interface 7	
	3		V_MULT_ST	Multi S/T interface selection All S/T interfaces are selected together. This is only useful for write access. '0' = interface selection by V_ST_SEL '1' = select all S/T interfaces for write accesses	
	74		(reserved)	Must be '0000'.	



#### **R\_ST\_SYNC** 0x17 (w) S/T synchronization source This register selects the synchronization source for the internal or external PCM clock PLL. Reset Bits Name Description value 2..0 0 **V SYNC SEL** Synchronization source selection One S/T interface can be selected as synchronization source. An interface can be used as synchronization source only if it is in TE mode. '000' = source is S/T interface 0 '001' = source is S/T interface 1 '010' = source is S/T interface 2 '011' = source is S/T interface 3 '100' = source is S/T interface 4 '101' = source is S/T interface 5 '110' = source is S/T interface 6 '111' = source is S/T interface 7 3 0 V\_MAN\_SYNC Manual synchronization source selection '0' = automatically selection of synchronization source. A TE which is synchronized to the incoming S/T signal (e.g. state F6 or F7) is chosen as synchronization source and V\_SYNC\_SEL is ignored. '1' = manually selection of synchronization source. V\_SYNC\_SEL is used for synchronization source The current synchronization source can be read from V\_RD\_SYNC\_SRC in register R\_BERT\_STA. 7..4 0 (reserved) Must be '0000'.



A	_ST_WR	_STA [S/T	[] (w	7) <b>0x30</b>	
S/	S/T state machine register				
Tł	nis register	r is used to	set a new Gx or Fx state. The cu	Irrent state can be read from register A_ST_RD_STA.	
В	Before writing this array register the S/T interface must be selected by register R_ST_SEL.				
	Bits	Reset value	Name	Description	
	30	0	V_ST_SET_STA	Binary value of the new state (NT: Gx, TE: Fx) V_ST_LD_STA must also be set to load the state.	
	4	1	V_ST_LD_STA	<ul> <li>Load the new state</li> <li>'1' = load the prepared state (V_ST_SET_STA) and stops the state machine. This bit needs to be set for a minimum period of 5.21 μs and must be cleared by software.</li> <li>'0' = enable the automatic state machine (V_ST_SET_STA is ignored).</li> <li>Note: After writing an invalid state, the state machine goes to deactivated state (G1, F2).</li> </ul>	
	65	0	V_ST_ACT	Start activation / deactivation '00' = no operation '01' = no operation '10' = start deactivation '11' = start activation These bits are automatically cleared after activation / deactivation.	
	7	0	V_SET_G2_G3	Allow G2 to G3 transition '0' = no operation '1' = allows transition from G2 to G3 in NT mode This bit is automatically cleared after the transition and has no function in TE mode.	

(See initialization comment in Section 5.6 on page 186.)



A_ST_CTRL	<b>0</b> [S/T]	(w)	0x31
Control regist	ter of the	selected S/T interface, regist	er 0
Before writing	g this array	y register the S/T interface mus	t be selected by register R_ST_SEL.
Ritc	Reset value	Name	Description
0 0	0	V_B1_EN	<b>B1-channel transmit</b> '0' = B1 send data disabled (permanent '1's sent in activated states) '1' = B1 send data enabled
1 (	0	V_B2_EN	<b>B2-channel transmit</b> '0' = B2 send data disabled (permanent '1's sent in activated states) '1' = B2 send data enabled
2	0	V_ST_MD	S/T interface mode '0' = TE mode '1' = NT mode
3 (	0	V_D_PRIO	<b>D-channel priority</b> '0' = high priority 8/9 '1' = low priority 10/11
4 (	0	V_SQ_EN	S/Q bits transmission '0' = S/Q bits disabled '1' = S/Q bits (multiframe) enabled
5 (	0	V_96KHZ	<b>96 kHz test signal</b> '0' = normal operation '1' = send 96 kHz transmit test signal (alternating zeros)
6 (	0	V_TX_LI	<b>Transmitter line setup</b> This bit must be configured depending on the used S/T module and circuitry to match the 400 $\Omega$ pulse mask test. '0' = capacitive line mode '1' = non capacitive line mode
7 (	0	V_ST_STOP	Power down '0' = external receiver activated '1' = power down, external receiver disabled



#### A\_ST\_CTRL1 [S/T] 0x32 (w) Control register of the selected S/T interface, register 1 Before writing this array register the S/T interface must be selected by register R\_ST\_SEL. Reset Bits Name Description value 0 0 V G2 G3 EN Force G2 to G3 transition Force automatic transition from G2 to G3 '0' = V\_SET\_G2\_G3 in register A\_ST\_WR\_STA must be set for every transition to allow transitions from G2 to G3 '1' = transitions from G2 to G3 are allowed without V\_SET\_G2\_G3 being set 1 0 (reserved) Must be '0'. V\_D\_HI 2 0 **D-channel reset** 0' = normal operation'1' = D-channel is reset and its bits are forced to '1' in transmit direction 3 V\_E\_IGNO Ignore E-channel data 0 TE mode: '0' = normal operation '1' = D-channel always sends data regardless of the received E-channel bit NT mode: 0' = insert 8/9 ones between the flags of twoD-channel frames (interframe fill) '1' = send D-channel frames without 8/9 ones in between (transparent mode) Note: This bit should be set to '1' in NT mode or for S/T-to-PCM/PCM-to-S/T data flow. 4 V\_E\_LO Force E-channel to low 0 (only in NT mode) '0' = normal operation, E-channel bits echo received D-channel data '1' = E-channel bits are forced to '0' Must be '00'. 6..5 0 (reserved) 7 0 V\_B12\_SWAP **Swap B-channels** '0' = normal operation'1' = swap B1- and B2-channel of the S/T interface



Α_	_ST_CT	<b>RL2</b> [S/T]		(w)	0x33
Co	Control register of the selected S/T interface, register 2				
Be	efore writ	ting this arr	ay register the S/T interface	e must be selected by register R_ST_SEL.	
	Bits	Reset value	Name	Description	
	0	0	V_B1_RX_EN	Enable B1-channel receive '0' = B1 receive bits are forced to '1' '1' = normal operation	
	1	0	V_B2_RX_EN	Enable B2-channel receive '0' = B2 receive bits are forced to '1' '1' = normal operation	
	52		(reserved)	Must be '0000'.	
	6		V_ST_TRI	<b>S/T ouput buffer tristated</b> '0' = normal operation '1' = set S/T output buffer into tristate mode	•
	7		(reserved)	Must be '0'.	

Α_	_ST_SQ_	WR [S/T]	(w	<i>?</i> )	0x34
S/Q multiframe register Before writing this array register the S/T interface must be selected by register R_ST_SEL.					
	Bits	Reset value	Name	Description	
	30	0	V_ST_SQ_WR	<b>S/Q bits</b> TE mode: bits [30] are Q bits [Q1,Q2,Q3, NT mode: bits [30] are S bits [S1,S2,S3,S4	< I
	74	0	(reserved)	Must be '0000'.	



Α_	_ST_CLK	_DLY [S/]	Γ]	(w) 0	x37
Cl	ock conti	ol registe	r of the S/T module		
Th	is register	is not init	ialized after reset. It must b	e initialized before activating the TE/NT state maching	ine.
Be	fore writi	ng this arr	ay register the S/T interface	e must be selected by register R_ST_SEL.	
	Bits	Reset value	Name	Description	
	2 0		V CT OLK DIV	C/T alask dalar	
	30		V_ST_CLK_DLY	<ul> <li>S/T clock delay</li> <li>TE mode: 4 bit delay value to adjust the 2 bit delay between receive and transmit direction. T delay of the external S/T interface circuit can be compensated. The lower the value the smaller the delay between receive and transmit direction. T suitable value is 0xE for recommended external circuitries.</li> <li>NT mode: Data sample point. The lower the value the value is 0xE for the value for the val</li></ul>	e he The I
				the earlier the input data is sampled. The normation value is 0xC.	al
				For both modes the steps are 163 ns.	
	64		V_ST_SMPL	<b>Early edge input data shaping</b> (NT mode only) Low pass characteristic of extended bus configurations can be compensated. The lower value the earlier input data pulses are sampled. The default value is 6 ('110') which means that compensation is carried out. Step size is 163 ns	no
	7		(reserved)	Must be '0'.	

A_ST_B1	<b>ST_B1_TX</b> [S/T] (w)		(w)	0x3C
Transmit	Transmit register for the B1-channel data			
Ŭ	This register is written automatically by the flow controller and need not be accessed by the user. FIFOs should be used to write data instead.			
Before wr	iting this arr	ay register the S/T interf	face must be selected by register R_ST_SE	EL.
Bits	Reset value	Name	Description	
70		V_ST_B1_TX	<b>B1-channel data byte</b> Data can be written during the nor phase (see V_PROC in register R.	
Bits	Reset	Name	<b>Description</b> B1-channel data byte Data can be written during the nor	n-processing



A	<b>A_ST_B2_TX</b> [S/T]			(w)	0x3D
Т	Transmit register for the B2-channel data				
This register is written automatically by the flow controller and need not be accessed by the user. FIFOs should be used to write data instead. Before writing this array register the S/T interface must be selected by register R_ST_SEL.			·		
	Bits	Reset value	Name	Description	
	70		V_ST_B2_TX	<b>B2-channel data byte</b> Data can be written during phase (see V_PROC in reg	

Α_	_ST_D_	<b>TX</b> [S/T]		(w) 0x3E
Tr	ansmit r	egister for	the D-channel data	
	This register is written automatically by the flow controller and need not be accessed by the user. FIFOs should be used to write data instead.			
Be	efore writ	ing this ar	ay register the S/T in	terface must be selected by register R_ST_SEL.
	Bits	Reset value	Name	Description
	50		(reserved)	Must be '000000'.
	76		V_ST_D_TX	<b>D-channel data bits</b> Data can be written during the non-processing phase (see V_PROC in register R_STATUS).



## 5.10.2 Read only registers

R	R_SCI (r) 0:				
St	State change interrupt register of the S/T interfaces				
Tl		ire not ma		te has changed. Reading this register clears the bits. i.e. they show a state change condition even if the	
	Bits	Reset value	Name	Description	
	0	0	V_SCI_ST0	State change interrupt occured in S/T interface 0	
	1	0	V_SCI_ST1	State change interrupt occured in S/T interface 1	
	2	0	V_SCI_ST2	State change interrupt occured in S/T interface 2	
	3	0	V_SCI_ST3	State change interrupt occured in S/T interface 3	
	4	0	V_SCI_ST4	State change interrupt occured in S/T interface 4	
	5	0	V_SCI_ST5	State change interrupt occured in S/T interface 5	
	6	0	V_SCI_ST6	State change interrupt occured in S/T interface 6	
	7	0	V_SCI_ST7	State change interrupt occured in S/T interface 7	



Α_	_ST_RD_	_STA [S/T]	] (r	r) 0x30	
S/	S/T state machine register				
Th	nis register	is used to	read the current state. A new s	state can be set with the A_ST_WR_STA register.	
Be	efore readi	ng this arr	ay register the S/T interface mu	ust be selected by register R_ST_SEL.	
	Bits	Reset value	Name	Description	
	30	0	V_ST_STA	<b>S/T state</b> Binary value of current state (NT: Gx, TE: Fx)	
	4	0	V_FR_SYNC	Frame synchronization '0' = not synchronized '1' = synchronized	
	5	0	V_T2_EXP	<b>S/T Timer T2 exired</b> '1' = timer T2 expired (NT mode only)	
	6	0	V_INFO0	<b>INFO0</b> '1' = receiving INFO0	
	7	0	V_G2_G3	<b>G2 to G3 transition allowed</b> '0' = no operation '1' = allows transition from G2 to G3 in NT mode This bit is automatically cleared after the transition and has no function in TE mode.	

Α_	_ST_SQ	_ <b>RD</b> [S/T]		(r) 0x34	
S/(	S/Q multiframe register				
Be	efore read	ing this arr	ay register the S/T interface	must be selected by register R_ST_SEL.	
	Bits	Reset value	Name	Description	
	30	0	V_ST_SQ_RD	<b>S/Q bits</b> TE mode: bits [30] are S bits [S1,S2,S3,S4] NT mode: bits [30] are Q bits [Q1,Q2,Q3,Q4]	
	4	0	V_MF_RX_RDY	<b>Receive multiframe ready</b> '1' = a complete S or Q multiframe has been received and is ready to get read Reading this register clears this bit.	
	65	0	(reserved)		
	7	0	V_MF_TX_RDY	<b>Transmit multiframe ready</b> '1' = ready to send a new S or Q multiframe Writing to register A_ST_SQ_WR clears this bit.	



A	A_ST_B1_RX [S/T]			( <b>r</b> )	0x3C	
R	Receive register for the B1-channel data					
be	used to r	ead data ii	nstead.	controller and need not be accessed by erface must be selected by register R_S		
	Bits Reset value Name Description					
	70	0xFF	V_ST_B1_RX	<b>B1-channel data byte</b> Data is valid after a F0IO or	r AF0 pulse.	

A	_ST_B2_	<b>RX</b> [S/T]		( <b>r</b> )	0x3D
Re	Receive register for the B2-channel data				
	This register is read automatically by the flow controller and need not be accessed by the user. FIFOs should be used to read data instead.				
Ве	efore read	ing this ar	ray register the S/T inte	erface must be selected by register F	S_ST_SEL.
	Bits Reset value Name Description				
	70	0xFF	V_ST_B2_RX	<b>B2-channel data byte</b> Data is valid after a FOIC	) or AF0 pulse.

A.	_ST_D_I	RX [S/T]		(r) 0x3E		
R	Receive register for the D-channel data					
be	This register is read automatically by the flow controller and need not be accessed by the user. FIFOs should be used to read data instead. Before reading this array register the S/T interface must be selected by register R_ST_SEL.					
	Bits	Bits Reset value Name Description		Description		
	50		(reserved)			
	76	3	V_ST_D_RX	<b>D-channel data bits</b> Data is valid after a F0IO or AF0 pulse.		



A	_ST_E_F	<b>RX</b> [S/T]		( <b>r</b> )	0x3F	
Re	Receive register for the E-channel data					
be	This register is read automatically by the flow controller and need not be accessed by the user. FIFOs should be used to read data instead. Before reading this array register the S/T interface must be selected by register R_ST_SEL.					
	Bits Reset value Name		Name	Description	Description	
	50		(reserved)			
	76	3	V_ST_E_RX	<b>E-channel data bits</b> Data is valid after a F0	IO or AF0 pulse.	



# Chapter 6

# **PCM interface**

Write only	y registers:		Read only	registers:	
Address	Name	Page	Address	Name	Page
0x10	R_SLOT	230	0x18	R_F0_CNTL	241
0x14	R_PCM_MD0	231	0x19	R_F0_CNTH	241
0x15	R_SL_SEL0	232			
0x15	R_SL_SEL1	233			
0x15	R_SL_SEL2	233			
0x15	R_SL_SEL3	234			
0x15	R_SL_SEL4	234			
0x15	R_SL_SEL5	235			
0x15	R_SL_SEL6	235			
0x15	R_SL_SEL7	236			
0x15	R_PCM_MD1	237			
0x15	R_PCM_MD2	238			
0x15	R_SH0L	239			
0x15	R_SH0H	239			
0x15	R_SH1L	239			
0x15	R_SH1H	240			
0xD0	A_SL_CFG	240			

Table 6.1: Overview of the HFC-4S/8S PCM interface registers



PCM pins:				
Number	Name	Description		
97	SYNC_I	Synchronization Input		
98	SYNC_O	Synchronization Output		
117	C2O	PCM bit clock output		
118	C4IO	PCM double bit clock I/O		
119	F0IO	PCM frame clock I/O (8 kHz)		
120	STIO1	PCM data bus 1, I or O per time slot		
121	STIO2	PCM data bus 2, I or O per time slot		
CODEC se	elect via enat	ble lines:		
Number	Name	Description		
107	F1_7	PCM CODEC enable 7		
108	F1_6	PCM CODEC enable 6		
109	F1_5	PCM CODEC enable 5		
110	F1_4	PCM CODEC enable 4		
111	F1_3	PCM CODEC enable 3		
112	F1_2	PCM CODEC enable 2		
113	F1_1	PCM CODEC enable 1		
114	F1_0	PCM CODEC enable 0		
CODEC s	elect via time	e slot number:		
Number	Name	Description		
106 *	NC			
107 *	F1_7	PCM CODEC enable 7		
108 *	F1_6	PCM CODEC enable 6		
109 *	F1_5	PCM CODEC enable 5		
110 *	F1_4	PCM CODEC enable 4		
111 *	F1_3	PCM CODEC enable 3		
112 *	F1_2	PCM CODEC enable 2		
113 *	F1_1	PCM CODEC enable 1		
114 *	F1_0	PCM CODEC enable 0		



## 6.1 PCM interface function

HFC-4S/8S can operate in PCM master mode or PCM slave mode. This is selected with V\_PCM\_MD in register R\_PCM\_MD0.

The PCM data rate is programmable for PCM master mode as shown in Table 6.3. F0IO has always a frequency of 8 kHz. Each time slot has a width of eight bits.

V_PCM_DR in register R_PCM_MD1	C4IO clock output	Number of time slots	Data rate
'00'	4.096 MHz	32	2 MBit/s
'01'	8.192 MHz	64	4 MBit/s
'10'	16.384 MHz	128	8 MBit/s
'11'			unused

Table 6.3:	PCM master mode
------------	-----------------

HFC-4S/8S has two PCM data pins STIO1 and STIO2 which can both be input or output. Data direction can be selected for every time slot independently.

### 6.2 PCM data flow

The PCM data flow is shown in Figure 6.1. The input and output behavior has to be programmed with bitmap V\_ROUT in the array register A\_SL\_CFG[SLOT].

The PCM output behavior is always setup from transmit slots.  $V\_ROUT = '00'$  disables the PCM output, i.e. both output buffers are tristated and no data is transferred from the HFC-channel to the PCM module within this time slot. Any other value of  $V\_ROUT$  enables the data transmission from the HFC-channel:


- $V_ROUT = '10'$  enables the STIO1 output buffer.
- $V_ROUT = '11'$  enables the STIO2 output buffer.
- Finally, V\_ROUT = '01' disables both output buffers but enables the data transmission from the HFC-channel. This setting in connection with the corresponding setting of the PCM input data path is used to loop data internally without influencing the PCM bus.

PCM input data selects one of three data sources:

- $V_ROUT = '10'$  receives data from STIO2.
- $V\_ROUT = '11'$  receives data from STIO1.
- V\_ROUT = '01' is used for an internal data loop.

The data transfer to the receive HFC-channel can be disabled with  $V_ROUT = '00'$ .





**Figure 6.1:** *PCM* data flow for transmit and receive time slots (see Figure 6.2 for additional setting of all PCM time slots between (A . . (D))




Figure 6.2: Global settings for all PCM time slots (detail of Figure 6.1), normally used for test loop setup



V_ROUT	Data transmission from / to the HFC-channel *1	STIO1 I/O path <sup>*2</sup>	STIO2 I/O path <sup>*2</sup>	Description
'00'	disabled	tristated	tristated	PCM time slot not used
'01'	enabled	tristated	tristated	internal data loop
'10'	enabled	output	input	bidirectional data transfer
'11'	enabled	input	output	bidirectional data transfer

**Table 6.4:** PCM data flow programming with the same value for V\_ROUT in corresponding transmit and receive time slots

\*1: PCM data flow configuration of a receive time slot

\*2: PCM data flow configuration of a transmit time slot

A corresponding transmit/receive pair of PCM time slots is typically programmed with the same value for  $V_ROUT$  in both directions. Table 6.4 summarizes these settings.

Figure 6.1 shows the PCM data flow which can be programmed for each PCM time slot individually. Global settings to the PCM data flow are available between (A . . (D)) as shown in Figure 6.2. When V\_PCM\_LOOP = '1' in register R\_PCM\_MD1, the PCM data is looped internally.

## 6.3 PCM initialization

After hard or soft reset the PCM interface starts an initialization sequence to set all A\_SL\_CFG registers of the PCM time slots to the reset value 0. This can be done only if valid C4IO and FOIO signals exist, which means that in slave mode there must be external C4IO and FOIO clocks. The initialization process stops after 2 FOIO periods. To check if the initialization sequence is finished after a reset, register R\_F0\_CNTL value must be equal or greater than 2.

# **Important**!

The PCM data rate must be set immediately (about  $40 \,\mu$ s) after PCM reset to ensure the complete array register reset procedure. Only the number of PCM time slots which are available, are initialized during reset. Thus it is not possible to change the PCM data rate later without manually array register reset. This is important in slave mode to avoid uncontrolled data transmission caused by F0IO pulses from an external device.

# 6.4 PCM timing

The PCM interface of HFC-4S/8S can operate either in slave mode or master mode. Slave mode is default selection after HFC-4S/8S reset.

To configure HFC-4S/8S as PCM bus master, bit V\_PCM\_MD in register R\_PCM\_MD0 must be set to '1'. C4IO and F0IO signals are generated from HFC-4S/8S in this case and both pins have output characteristic.



Slave mode is selected with  $V\_PCM\_MD = '0'$ . C4IO and F0IO are input pins in slave mode. There must be external signals connected to C4IO and F0IO in this mode because these signals are used from the S/T interface and the flow controller as well.

The PCM bit rate is configured to either 2 MBit/s, 4 MBit/s or 8 MBit/s by bitmap V\_PCM\_DR in register R\_PCM\_MD1.

### 6.4.1 Master mode

Figure 6.3 shows the timing diagram for PCM master mode. The timing characteristics are specified in Table 6.5. STIO1 is shown as data input and STIO2 as data output of HFC-4S/8S. However, both pins can change their I/O characteristic with every PCM time slot.

The F0IO pulse is one C4IO pulse long with the default value  $V_F0_{LEN} = '0'$  in register R\_PCM\_MD0. F0IO starts one C4IO clock earlier if bit  $V_F0_{LEN} = '1'$ .

### 6.4.2 Slave mode

Figure 6.4 shows the timing diagram for PCM slave mode. The timing characteristics are specified in Table 6.6. STIO1 is shown as data input and STIO2 as data output of HFC-4S/8S. However, both pins can change their I/O characteristic with every PCM time slot.

The F0IO pulse is expected to be one C4IO pulse long with the default value  $V_F0_LEN = '0'$  in register R\_PCM\_MD0. F0IO is expected to start one C4IO clock earlier if bit  $V_F0_LEN = '1'$ .

If the S/T interfaces are synchronized from C4IO in NT mode, the frequency stability must be at least  $\pm 10^{-4}$ .

### 6.5 PCM clock synchronization


### 6.5.1 Overview

The PCM clock synchronization is shown in Figure 6.5. It is associated with the S/T clock synchronization which is shown in Figure 5.3 on page 190. Various programming features are implemented to fulfill many different application needs.

### 6.5.2 Manual or automatic synchronization source selection

Any line interface in TE mode can be chosen as synchronization source with an appropriate value in bitmap V\_SYNC\_SEL of register R\_ST\_SYNC. Alternatively, an automatic selection can be enabled with V\_MAN\_SYNC = '0' in the same register (reset default). The actual synchronization source can be read from V\_RD\_SYNC\_SRC in register R\_BERT\_STA. If synchronization is lost on this TE the next one with active synchronization is automatically selected. If no synchronization source can be found, the PLL is free-running.

Figure 6.3: PCM timing for master mode



can change their I/O characteristic with every PCM time slot.

PCM interface

HFC-4S HFC-8S






**Table 6.5:** Symbols of PCM timing for master mode in Figure 6.3 (All values with 50 pF load. Larger load capacitance will increase output delays.)

Symbol	min / ns	typ / ns	max / ns	Characteristic
$t_C$				Basic C4IO pulse width (not shown in the timing diagram)
		122.070		4.096 MHz C4IO clock for 2 MB/s
		61.035		8.192 MHz C4IO clock for 4 MB/s
		30.518		16.384 MHz C4IO clock for 8 MB/s
t <sub>ad j</sub>		20.345		Adjust time is half a period of 24.576 MHz clock (not shown in the timing diagram)
$t_{C4H}$	$t_C - 6 - t_{adj}$		$t_{C} + 6$	C4IO high width for 2 MBit/s and 4 MBit/s
_	$4/3 \cdot t_C - 6 - t_{adj}$		$4/3 \cdot t_{C} + 6$	C4IO high width for 8 MBit/s
$t_{C4L}$	$t_{C} - 6$		$t_C + 6 + t_{adj}$	C4IO low width for 2 MBit/s and 4 MBit/s
	$2/3 \cdot t_C - 6$		$2/3 \cdot t_C + 6 + t_{adj}$	C4IO low width for 8 MBit/s
$t_{C4P}$	$2 \cdot t_C - 6 - t_{adj}$		$2 \cdot t_C + 6 + t_{adj}$	C4IO clock period
$t_{C2H}$	$2 \cdot t_C - 6 - t_{adj}$		$2 \cdot t_C + 6 + t_{adj}$	C2O high width
$t_{C2L}$	$2 \cdot t_C - 6 - t_{adj}$		$2 \cdot t_C + 6 + t_{adj}$	C2O low width
$t_{C2P}$	$4 \cdot t_C - 6 - t_{adj}$		$4 \cdot t_C + 6 + t_{adj}$	C2O clock period
$t_{F0}$	124994	125000	125006	F0IO cycle time without adjustment
	$124994 - t_{adj}$		$125006 + t_{adj}$	1 half clock adjustment
	$124994 - 2 \cdot t_{adj}$		$125006 + 2 \cdot t_{adj}$	2 half clocks adjustment
	$124994 - 3 \cdot t_{adj}$		$125006 + 3 \cdot t_{adj}$	3 half clocks adjustment
	$124994 - 4 \cdot t_{adj}$		$125006 + 4 \cdot t_{adj}$	4 half clocks adjustment
t <sub>DL</sub>	3.92	5.04	7.54	− C4IO L to C2O L delay
t <sub>DH</sub>	3.87	5.07	7.69	C4IO
$t_{CF}$	0.5		8	C4IO
t <sub>STiS</sub>	10			Data valid to C4IO $\ \$ setup time
t <sub>STiH</sub>	10			Data valid to C4IO $\ \$ hold time
t <sub>SToD</sub>	2		10	STIO output delay from C4IO $ ightharpoonup$

October 2007

Figure 6.4: PCM timing for slave mode



STIO1 is shown as data output and STIO2 as data input. However, both pins can change their I/O characteristic with every PCM time slot.





Symbol	min / ns	typ / ns	max / ns	Characteristic
$t_C$				Basic C4IO pulse width (not shown in the timing diagram)
		122.070		4.096 MHz C4IO clock for 2 MB/s
		61.035		8.192 MHz C4IO clock for 4 MB/s
		30.518		16.384 MHz C4IO clock for 8 MB/s
$t_{C4H}$	20	$t_C$		C4IO high width
$t_{C4L}$	20	$t_C$		C4IO low width
$t_{C4P}$		$2 \cdot t_C$		C4IO clock period
$t_{C2H}$		$2 \cdot t_C$		C2O high width
$t_{C2L}$		$2 \cdot t_C$		C2O low width
$t_{C2P}$		$4 \cdot t_C$		C2O clock period
$t_{F0}$		125000		F0IO cycle time
$t_{DL}$	3.92	5.04	7.54	C4IO <sup>−</sup> to C2O <sup>−</sup> delay
$t_{DH}$	3.87	5.07	7.69	C4IO <sup>⊥</sup> to C2O <sup>_</sup> delay
t <sub>CFS</sub>	15	$t_C$		F0IO _ to C4IO
t <sub>CFHmin</sub>	15	$t_C$		F0IO $\Box$ to C4IO $\Box$ hold time
t <sub>CFHmax</sub>	15	$t_C$	100000	F0IO high time after start of frame
t <sub>CFD</sub>	15	$t_C$		C4IO
t <sub>STiS</sub>	10			Data valid to C4IO ∟ setup time
t <sub>STiH</sub>	10			Data valid to C4IO $\ \$ hold time
t <sub>SToD</sub>	2		10	STIO output delay from C4IO $ ightharpoonup$

**Table 6.6:** Symbols of PCM timing for slave mode in Figure 6.4 (All values with 50 pF load. Larger load capacitance will increase output delays.)






Figure 6.5: PCM clock synchronization (see Figure 5.1 on page 182 for details on the S/T interface module)



### 6.5.3 PLL programming for FOIO generation

C4IO is adjusted from the PCM DPLL (see Figure 6.5) during the last PCM time slot to synchronize the PCM interface with the S/T interface <sup>1</sup>. The maximum number of edge adjustments during one 125  $\mu$ s cycle can be configured in the range 1..4 by the bitmap value V\_PLL\_ADJ in register R\_PCM\_MD1. This automatic adjustment is enabled with V\_PLL\_MAN = '0' in register R\_PCM\_MD2.

### 6.5.4 Manual PLL adjustment

In normal operation mode, the synchronization input signal is passed from the V\_SYNC\_SRC controlled multiplexer to the PCM DPLL as shown in Figure 6.5. For this V\_PLL\_MAN has to be '0' in register R\_PCM\_MD2.

The PLL output frequency can manually be adjusted if no synchronization source is available. This software controlled PLL adjustment is enabled with  $V_PLL_MAN = '1'$ . The V\_SYNC\_SRC controlled multiplexer must feed a 8 kHz signal in any case.

The time of the signal edges can be increased or reduced in the last time slot of the PCM frame.  $V_PLL_ICR = '0'$  results in a frequency reduction while  $V_PLL_ICR = '1'$  leads to a frequency increase. The number of adjusted edges is specified in the range 1..4 with bitmap  $V_PLL_ADJ$  in register  $R_PCM_MD1$ .

 $V\_PLL\_MAN$  must be set back to '0' to stop the frequency regulation of the synchronization input signal.

### 6.5.5 C2O generation

The C2O output signal is derived from C4IO by a frequency divider. In fact, there is an additional building block (not shown in Figure 6.5) which ensures a specific phase relation at the start of a frame. According to the timing diagrams in Figures 6.3 and 6.4, C2O has its rising edge at the start of a frame. From this follows that C4IO has a falliung edge with every edge of C2O.

<sup>&</sup>lt;sup>1</sup>C4IO adjustment is only in operation when the PCM DPLL receives both 8 kHz reference clocks.



# 6.6 External CODECs

External CODECs can be connected to the HFC-4S/8S PCM interface. There are two ways of programming the PCM–CODEC–interconnection. First, a set of eight CODEC enable lines allow to connect up to eight external CODECs to HFC-4S/8S. The second way uses the current time slot number that must be decoded to a CODEC's select signal. Then up to 128 external CODECs can be connected to HFC-4S/8S. The choice of these connectivities is done with V\_CODEC\_MD in register R\_PCM\_MD1.

### 6.6.1 CODEC select via enable lines

HFC-4S/8S has eight CODEC enable signals  $F1_7..F1_0$ . Every external CODEC has to be assigned to a PCM time slot via the bitmaps  $V\_SL\_SEL7..V\_SL\_SEL0$  of the registers  $R\_SL\_SEL7..R\_SL\_SEL0$ .

Two shape signals can be programmed. The last bit determines the inactive level by which non-inverted and inverted shape signals can be programmed. Every external CODEC can choose one of the two shape signals with the bits  $V\_SH\_SEL7..V\_SH\_SEL0$  of the registers  $R\_SL\_SEL7..R\_SL\_SEL0$ .




Figure 6.6: Example for two CODEC enable signal shapes

Figure 6.6 shows an example with two external CODECs with F1\_0 and F1\_1 enable signals. Time slot 0 starts with the F0IO pulse. In this example – assuming that PCM30 is configured – F1\_0 enables the first CODEC on time slot 0 and shape bytes on R\_SH0L and R\_SH0H with the following register settings.



Register set
--------------

$R\_PCM\_MD0 : V\_PCM\_IDX = 0$	(R_SL_SEL0 register accessible)
$R_SL_SEL0 : V_SL_SEL0 = 0x1F$	(time slot #0)
$: V\_SH\_SEL0 = 0$	(shape bytes $R\_SH0L$ and $R\_SH0H$ )

The second CODEC on time slot 1 and shape bytes on R\_SH1L and R\_SH1H must be configured as shown below.

### **Register setup:**

$R_PCM_MD0 : V_PCM_IDX = 1$	(R_SL_SEL1 register accessible)
$R\_SL\_SEL1 : V\_SL\_SEL1 = 0$	(time slot #1)
: V_SH_SEL1 = 1	(shape bytes $R\_SH1L$ and $R\_SH1H$ )

The shown shape signals have to be programmed in reverse bit order by the following register settings.

Register setup:	
$\label{eq:rescaled} \texttt{R}\_\texttt{PCM}\_\texttt{MD0} : \ \texttt{V}\_\texttt{PCM}\_\texttt{IDX} = \ \texttt{0xC}$	(R_SH0L register accessible)
$R\_SHOL : V\_SHOL = 0xF8$	$(0xF8 = '11111000' \xrightarrow{reverse} '00011111')$
$R\_PCM\_MD0 : V\_PCM\_IDX = 0xD$	(R_SH0H register accessible)
$R\_SH0H : V\_SH0H = 0x03$	$(0x03 = '00000011' \xrightarrow{reverse}$ '11000000')
$R\_PCM\_MD0 : V\_PCM\_IDX = 0xE$	(R_SH1L register accessible)
$R\_SH1L : V\_SH1L = 0x1F$	$(0x1F = '00011111' \xrightarrow{reverse} '11111000')$
$R\_PCM\_MD0 : V\_PCM\_IDX = 0xF$	(R_SH1H register accessible)
$R\_SH1H : V\_SH1H = 0xF0$	$(0xF0 = '11110000' \xrightarrow{reverse} '00001111')$

### 6.6.2 CODEC select via time slot number

Alternatively, external CODECs can be enabled by decoding the time slot number. In this case, two programmable shape signals SHAPE0 and SHAPE1 are put out as second pin functions of pins 114 and 113 with every time slot. These signals can be used to mask the desired slot number. The current time slot number is issued on pins  $F_Q6 \dots F_Q0$ .

The shape signals can be programmed. The example in Figure 6.7 shows shape signals that are programmed in the same way as shown above (see Section 6.6.1).

 $F_Q6 \dots F_Q0$  must be decoded externally to generate CODEC select signals in dependence on the PCM time slot.






Figure 6.7: Example for two CODEC enable signal shapes with SHAPE0 and SHAPE1.



# 6.7 Register description

# 6.7.1 Write only registers

R	_SLOT			(w)	0x10	
PO	PCM time slot selection					
reg	This register is used to select a PCM time slot. Before a PCM slot array register can be accessed, this index register must specify the desired slot number and data direction. Depending on the V_PCM_DR value in register R_PCM_MD1, either 32, 64 or 128 time slots are available for each data direction.					
	Bits	Reset value	Name	Description		
	0	0	V_SL_DIR	<b>PCM time slot data direction</b> '0' = transmit PCM data '1' = receive PCM data		
	71	0x00	V_SL_NUM	PCM time slot number		



R	R_PCM_MD0 (w)			(w) 0x14
P	CM mod	e, register	0	
	Bits	Reset value	Name	Description
	0	0	V_PCM_MD	PCM bus mode '0' = slave (pins C4IO and F0IO are inputs) '1' = master (pins C4IO and F0IO are outputs) If no external C4IO and F0IO signal is provided this bit must be set for operation.
	1	0	V_C4_POL	Polarity of C4IO clock '0' = pin F0IO is sampled on negative clock transition of C4IO '1' = pin F0IO is sampled on positive clock transition of C4IO
	2	0	V_F0_NEG	Polarity of F0IO signal '0' = positive pulse '1' = negative pulse
	3	0	V_F0_LEN	<b>Duration of F0IO signal</b> '0' = active for one C4IO clock (244 ns at 4 MHz) '1' = active for two C4IO clocks (488 ns at 4 MHz) The specified signal duration is generated in PCM master mode and it is expected in PCM slave mode.
	74	0	V_PCM_IDX	Index value to select the register at address 15 At address 15 a so-called multi-register is accessible. 0 = R_SL_SEL0 register accessible 1 = R_SL_SEL1 register accessible 2 = R_SL_SEL2 register accessible 3 = R_SL_SEL3 register accessible 4 = R_SL_SEL4 register accessible 5 = R_SL_SEL5 register accessible 6 = R_SL_SEL5 register accessible 7 = R_SL_SEL6 register accessible 9 = R_PCM_MD1 register accessible 0xA = R_PCM_MD2 register accessible 0xC = R_SH0L register accessible 0xD = R_SH0H register accessible 0xF = R_SH1H register accessible



R	R_SL_SEL0 (w)			(w) 0x15
Sl	ot selectio	on register	for pin F1_0	
Tł	nis multi-r	egister is s	elected with bitmap V_P	$CM_IDX = 0$ in register $R_PCM_MD0$ .
No	ote: By se	tting all 8	bits to '1' pin F1_0 is dis	abled.
	Bits	Reset value	Name	Description
	60	0x7F	V_SL_SEL0	<b>PCM time slot selection</b> The selected slot number is V_SL_SEL1 +1 for F1_0. Slot number 0 is selected with the maximum slot number of the selected PCM speed.
	7	1	V_SH_SEL0	Shape selection '0' = use shape 0 set by registers R_SH0L and R_SH0H '1' = use shape 1 set by registers R_SH1L and R_SH1H

# Important !

For selecting slot 0 the value that has to be written into bitmap  $V\_SL\_SEL0..V\_SL\_SEL7$  of register  $R\_SL\_SEL0..R\_SL\_SEL7$  depends on the PCM data rate:

	PCM data rate	Value		
	PCM30	0x1F		
	PCM64	0x3F		
	PCM128	0x7F		
Please note that time with V_SH_SEL0V_ R_SL_SEL0R_SL_SEL	$SH_SEL7 = $		•	



#### R\_SL\_SEL1 0x15 (w) Slot selection register for pin F1\_1 This multi-register is selected with bitmap V\_PCM\_IDX = 1 in register R\_PCM\_MD0. **Note:** By setting all 8 bits to '1' pin F1\_1 is disabled. Reset Bits Name Description value 6..0 0x7F V\_SL\_SEL1 **PCM time slot selection** The selected slot number is $V\_SL\_SEL1 + 1$ for F1\_1 . Slot number 0 is selected with the maximum slot number of the selected PCM speed. V\_SH\_SEL1 7 1 Shape selection '0' = use shape 0 set by registers $R\_SHOL$ and R\_SH0H '1' = use shape 1 set by registers R\_SH1L and R\_SH1H

R_	_SL_SEL	2	(w	) <b>0</b> x15
		e	for pin F1_2	
Th	iis multi-re	egister is s	elected with bitmap V_PCM_IL	$DX = 2$ in register R_PCM_MD0.
No	ote: By set	tting all 8	bits to '1' pin F1_2 is disabled.	
	Bits	Reset value	Name	Description
	60	0x7F	V_SL_SEL2	PCM time slot selection The selected slot number is V_SL_SEL1 +1 for F1_2 . Slot number 0 is selected with the maximum slot number of the selected PCM speed.
	7	1	V_SH_SEL2	Shape selection '0' = use shape 0 set by registers R_SH0L and R_SH0H '1' = use shape 1 set by registers R_SH1L and R_SH1H



R	_SL_SEL	.3		(w) 0x15
Sl	ot selection	on registe	r for pin F1_3	
Th	nis multi-1	egister is s	selected with bitmap V	$PCM_IDX = 3$ in register $R_PCM_MD0$ .
No	ote: By se	etting all 8	bits to '1' pin F1_3 is	disabled.
	Bits	Reset value	Name	Description
	60	0x7F	V_SL_SEL3	PCM time slot selection The selected slot number is V_SL_SEL1 +1 for F1_3. Slot number 0 is selected with the maximum slot number of the selected PCM speed.
	7	1	V_SH_SEL3	Shape selection '0' = use shape 0 set by registers R_SH0L and R_SH0H '1' = use shape 1 set by registers R_SH1L and R_SH1H

R_	_SL_SEL	.4		(w) 0x15				
Sl	Slot selection register for pin F1_4							
Tł	nis multi-r	register is s	selected with bitmap	$V_PCM_IDX = 4$ in register R_PCM_MD0.				
No	ote: By se	etting all 8	bits to '1' pin F1_4 i	s disabled.				
	Bits	Reset value	Name	Description				
	60	0x7F	V_SL_SEL4	PCM time slot selection The selected slot number is V_SL_SEL1 +1 for F1_4. Slot number 0 is selected with the maximum slot number of the selected PCM speed.				
	7	1	V_SH_SEL4	Shape selection '0' = use shape 0 set by registers R_SH0L and R_SH0H '1' = use shape 1 set by registers R_SH1L and R_SH1H				



#### R\_SL\_SEL5 0x15 (w) Slot selection register for pin F1\_5 This multi-register is selected with bitmap V\_PCM\_IDX = 5 in register R\_PCM\_MD0. Note: By setting all 8 bits to '1' pin F1\_5 is disabled. Reset Bits Name Description value 6..0 0x7F V\_SL\_SEL5 **PCM time slot selection** The selected slot number is $V\_SL\_SEL1 + 1$ for F1\_5. Slot number 0 is selected with the maximum slot number of the selected PCM speed. V\_SH\_SEL5 7 1 Shape selection '0' = use shape 0 set by registers $R\_SHOL$ and R\_SH0H '1' = use shape 1 set by registers R\_SH1L and R\_SH1H

R_	_SL_SEL	6	( <b>w</b>	) <b>0</b> x15			
Sle	Slot selection register for pin F1_6 This multi-register is selected with bitmap V_PCM_IDX = 6 in register R_PCM_MD0.						
Th	is multi-re	egister is s	elected with bitmap V_PCM_II	$DX = 6$ in register R_PCM_MD0.			
No	ote: By se	tting all 8	bits to '1' pin F1_6 is disabled.				
	Bits	Reset value	Name	Description			
	60	0x7F	V_SL_SEL6	PCM time slot selection The selected slot number is V_SL_SEL1 +1 for F1_6 . Slot number 0 is selected with the maximum slot number of the selected PCM speed.			
	7	1	V_SH_SEL6	Shape selection '0' = use shape 1 set by registers R_SH0L and R_SH0H '1' = use shape 1 set by registers R_SH1L and R_SH1H			
r.							



R_	_SL_SEL	.7		(w) 0x15
Sl	ot selectio	on registe	r for pin F1_7	
Th	is multi-r	egister is s	selected with bitmap V_P	$CM_IDX = 7$ in register $R_PCM_MD0$ .
No	ote: By se	etting all 8	bits to '1' pin F1_7 is dis	abled.
	Bits	Reset value	Name	Description
	60	0x7F	V_SL_SEL7	PCM time slot selection The selected slot number is V_SL_SEL1 +1 for F1_7. Slot number 0 is selected with the maximum slot number of the selected PCM speed.
	7	1	V_SH_SEL7	Shape selection '0' = use shape 0 set by registers R_SH0L and R_SH0H '1' = use shape 1 set by registers R_SH1L and R_SH1H



R	_PCM_M	ID1		(w) 0x15			
P	CM mode	e, register	1				
Tl	This multi-register is selected with bitmap $V_PCM_IDX = 9$ in register $R_PCM_MD0$ .						
	Bits	Reset value	Name	Description			
	0	0	V_CODEC_MD	CODEC enable signal selection '0' = CODEC enable signals on F1_0F1_7 '1' = SHAPE 0 pulse on pin SHAPE0, SHAPE 1 pulse on pin SHAPE1 and CODEC count on F_Q0F_Q6 for up to 128 external CODECs.			
	1	0	(reserved)	Must be '0'.			
	32	0	V_PLL_ADJ	<ul> <li>DPLL adjust speed</li> <li>'00' = C4IO clock is adjusted in the last time slot of the PCM frame 4 times by one half clock cycle of system clock</li> <li>'01' = C4IO clock is adjusted in the last time slot of the PCM frame 3 times by one half clock cycle of system clock</li> <li>'10' = C4IO clock is adjusted in the last time slot of the PCM frame twice by one half clock cycle of system clock</li> <li>'11' = C4IO clock is adjusted in the last time slot of the PCM frame once by one half clock cycle of system clock</li> </ul>			
	54	0	V_PCM_DR	PCM data rate '00' = 2 MBit/s (C4IO is 4.096 MHz, 32 time slots) '01' = 4 MBit/s (C4IO is 8.192 MHz, 64 time slots) '10' = 8 MBit/s (C4IO is 16.384 MHz, 128 time slots) '11' = unused Every time slot exists in transmit and receive data direction.			
	6	0	V_PCM_LOOP	<b>PCM test loop</b> When this bit is set, the PCM output data is looped to the PCM input data internally for all PCM time slots.			
	7		(reserved)	Must be '0'.			



R_PCM_	MD2		(w) 0x15
PCM mo	de, register	2	
This mult	i-register is s	selected with bitmap $V_{-}$	PCM_IDX = 0xA in register R_PCM_MD0.
Bits	Reset value	Name	Description
0		(reserved)	Must be '0'.
1	0	V_SYNC_PLL	SYNC_O with internal PLL output '0' = V_SYNC_OUT is used for synchronization selection '1' = SYNC_O has a frequency of the PCM PLL output signal C4O divided by 8 (512 kHz, 1024 kHz or 2048 kHz depending on the PCM data rate)
2	0	V_SYNC_SRC	PCM PLL synchronization source selection '0' = S/T interface (see R_ST_SYNC for further synchronization configuration) '1' = SYNC_I input (8 kHz)
3	0	V_SYNC_OUT	<b>SYNC_O signal source selection</b> This bit is only used if V_SYNC_PLL = '0'. '0' = S/T receive from the selected S/T interface in TE mode (see register R_ST_SYNC for synchronization source selection) '1' = SYNC_I is connected to SYNC_O
54		(reserved)	Must be '00'.
6	0	V_PLL_ICR	Increase PCM frame time This bit is only valid if V_PLL_MAN is set. '0' = PCM frame time is reduced as selected by bitmap V_PLL_ADJ in register R_PCM_MD1 '1' = PCM frame time is increased as selected by bitmap V_PLL_ADJ in register R_PCM_MD1
7	0	V_PLL_MAN	Manual PLL adjustment '0' = PCM PLL is automatically adjusted to the SYNC_I signal or to the line interface synchronization pulse (depending on V_SYNC_OUT setting) '1' = PCM PLL is manually adjusted according to V_PLL_ICR. This can be used to make synchronization by software if no synchronization source is available. Note: Manual PLL adjustment is automatically disabled when a synchronization pulse is available.



R	_SH0L			(w)	0x15
C	ODEC en	able signa	al SHAPE0 , low	byte	
Tł	nis multi-1	register is	selected with bitm	hap V_PCM_IDX = 0xC in register R_PCM_MD0.	
	Bits	Reset value	Name	Description	
	70	0	V_SHOL	Shape bits 70 Every bit is used for 1/2 C4IO clo	ock cycle.

R	_SH0H			(w)	0x15	
	CODEC enable signal SHAPE0, high byte This multi-register is selected with bitmap V_PCM_IDX = 0xD in register R_PCM_MD0.					
	Bits	Reset value	Name	Description		
	70	0	V_SH0H	Shape bits 158 Every bit is used for 1/2 C4IO clock cycle Bit 7 of V_SH0H defines the value for the the period.		

R_	_SH1L			(w)	0x15	
<b>CODEC enable signal SHAPE1 , low byte</b> This multi-register is selected with bitmap V_PCM_IDX = 0xE in register R_PCM_MD0.						
In	iis multi-r	egister is s	selected with bit	map $V_PCM_IDX = 0XE$ in register $R_PCM_MD0$ .		
	Bits	Reset value	Name	Description		
	70	0	V_SH1L	Shape bits 70 Every bit is used for 1/2 C4IO clock cy	cle.	



R_SH1H		0x15		
	0	al SHAPE1 , high b selected with bitma	<b>byte</b> p V_PCM_IDX = 0xF in register R_PCM_MD0.	
Bits	Reset value	Name	Description	
70	0	V_SH1H	Shape bits 158 Every bit is used for 1/2 C4IO clock c Bit 7 of V_SH1H defines the value for the period.	•

A_SL_CFG[SLOT] (w)			(w) 0xD0				
H	HFC-channel assignment for the selected PCM time slot and PCM output buffer configuration						
<ul><li>With this register a HFC-channel can be assigned to the selected PCM time slot. Additionally, the buffers can be configured.</li><li>Before writing this array register the PCM time slot must be selected by register R_SLOT.</li></ul>							
	Bits	Reset value	Name	Description			
	0	0	V_CH_SDIR	<b>HFC-channel data direction</b> '0' = HFC-channel for transmit data '1' = HFC-channel for receive data			
	51	0	V_CH_SNUM	HFC-channel number (031)			
	76	0	V_ROUT	<ul> <li>PCM data flow configuration For transmit time slots: <ul> <li>'00' = data transmission from HFC-channel</li> <li>disabled, output buffers disabled</li> <li>'01' = loop PCM data internally, output buffers</li> <li>disabled</li> <li>'10' = output buffer for STIO1 enabled</li> <li>'11' = output buffer for STIO2 enabled</li> </ul> For receive time slots: <ul> <li>'00' = data transmission to HFC-channel disabled, input data is ignored</li> <li>'01' = loop PCM data internally</li> <li>'10' = receive data from STIO2</li> <li>'11' = receive data from STIO1</li> </ul></li></ul>			

(See Figure 6.1 on page 218 for detailed information).



### 6.7.2 Read only registers

R	_F0_CNT	L		( <b>r</b> )	0x18
FC	IO pulse	counter, l	ow byte		
	0		y byte of a 16 bit rin ented every 125 μs.	ng counter. The high byte can be read fro	om register R_F0_CNTH.
	Bits	Reset value	Name	Description	
	70	0x00	V_F0_CNTL	<b>Bits [70] of the F0IO</b> of This register should be re of register R_F0_CNTH.	

R	_F0_CNT	н	(1	r) 0x19				
FC	F0IO pulse counter, high byte							
	0	0	h byte of a 16 bit ring counter. ented every 32 ms.	The low byte can be read from register R_F0_CNTL.				
	Bits	Reset value	Name	Description				
	70	0	V_F0_CNTH	<b>Bits</b> [158] of the F0IO counter The low byte should be read first (see register R_F0_CNTL)				





# Chapter 7

# Pulse width modulation (PWM) outputs

 Table 7.1: Overview of the HFC-4S/8S PWM pins

Number Name		Description
95	PWM1	Pulse Width Modulator Output 1
96	PWM0	Pulse Width Modulator Output 0

 Table 7.2: Overview of the HFC-4S/8S PWM registers

Address	Name	Page
0x38	R_PWM0	245
0x39	R_PWM1	245
0x46	R_PWM_MD	246



## 7.1 Overview

HFC-4S/8S has two PWM output lines PWM0 and PWM1 with programmable output characteristic.

The output lines can be configured as open drain, open source and push/pull by setting V\_PWM0\_MD respectively V\_PWM1\_MD in register R\_PWM\_MD.

### 7.2 Standard PWM usage

The duty cycle of the output signals can be set in registers  $R_PWM0$  and  $R_PWM1$ . The register value defines the number of clock periods where the output signal is high during the cycle time

$$T = \frac{256}{f_{SYS}} = 256 \cdot 40.69 \,\mathrm{ns} = 10.42 \,\mathrm{\mu s}$$

for the normal system clock  $f_{SYS} = 24.576 \text{ MHz}$ .

The variable duty cycle

$$\frac{t_{high}}{t_{low}} = \frac{i}{256 - i}, i = \text{value of } \text{R}_{PWM1} \text{ or } \text{R}_{PWM1}$$

of the PWM output pins can be set from 1:255 to 255:1. The register value 0 generates an output signal which is permanently low. The duty cycle 1:1 is achieved with i = 128.

There are always *i* pulses within the period *T*. Each pulse-width is a multiple  $1/f_{SYS}$ . Due to the setup values, different pulse-width might occur. Pulses with longer or shorter width than the mostly appearing width are distributed through the whole period.

The ouput signal of the PWM unit can be used for analog settings by using an external RC filter which generates a voltage that can be adapted by changing the PWM register value.

# 7.3 Alternative PWM usage

The PWM output lines can be programmed to generate a 16 kHz signal. This signal can be used as analog metering pulse for POTS interfaces. Each PWM output line can be switched to 16 kHz signal by setting V\_PWM0\_16KHZ or V\_PWM1\_16KHZ in register R\_RAM\_MISC. In this case the output characteristic is also determined by the R\_PWM\_MD register settings.



# 7.4 Register description

R_PWM0		(w) <b>0x3</b> 8
Modulator register f	or pin PWM0	
Bits Reset value	Name	Description
70 0	V_PWM0	<b>PWM duty cycle</b> The value specifies the number of clock periods where the output signal of <b>PWM0</b> is high during a 256 clock periods cycle, e.g. 0x00 = no pulse, always low 0x80 = 1/1 duty cycle 0xFF = 1 clock period low after 255 clock periods high

R	_PWM1			(w) 0x39
Μ	lodulator	register f	or pin PWM1	
	Bits	Reset value	Name	Description
	70	0	V_PWM1	<b>PWM duty cycle</b> The value specifies the number of clock periods where the output signal of <b>PWM1</b> is high during a 256 clock periods cycle, e.g. 0x00 = no pulse, always low 0x80 = 1/1 duty cycle 0xFF = 1 clock period low after 255 clock periods high



R	_PWM_M	D		(w) 0x46
PV	WM outp	ut mode r	register	
	Bits	Reset value	Name	Description
	20	0	(reserved)	Must be '000'.
	3	0	V_EXT_IRQ_EN	External interrupt enable '0' = normal operation '1' = external interrupt from GPI24GPI31 enable (These pins must be connected to a pull-up resistor to VDD. Any low input signal on one of the lines will generate an external interrupt.)
	54	0	V_PWM0_MD	Output buffer configuration for pin PWM0 '00' =PWM output tristate (disable) '01' = PWM push / pull output '10' = PWM push to 0 only '11' = PWM pull to 1 only
	76	0	V_PWM1_MD	Output buffer configuration for pin PWM1 '00' = PWM output tristate (disable) '01' = PWM push/pull output '10' = PWM push to 0 only '11' = PWM pull to 1 only



# Chapter 8

# **Multiparty audio conferences**

 Table 8.1: Overview of the HFC-4S/8S conference registers

Write only	y registers:		Read only	registers:	
Address	Name	Page	Address	Name	Page
0x18	R_CONF_EN	254	0x14	R_CONF_OFLOW	256
0xD1	A_CONF	255			



## 8.1 Conference unit description

HFC-4S/8S has a built in conference unit which allows up to 8 conferences with an arbitrary number of members each. The conference unit is located in the data stream going out to the PCM interface. So the normal outgoing data is replaced by the conference data. The number of conference members that can be combined to one conference is limited by the number of receive HFC-channels. Thus the total number of conference members is 32. Each PCM time slot can only be part of one conference.

All PCM values combined to a conference are added in one 125  $\mu$ s time intervall. Then for every conference member the added value for this member is substracted so that every member of a conference hears all the others but not himself. This is done on a alternating buffer scheme for every 125  $\mu$ s time intervall.

To enable the conference unit, bit V\_CONF\_EN in register R\_CONF\_EN must be set. If this is done, there are additional accesses to the SRAM of HFC-4S/8S which reduces performance of the on-chip processor on the other hand. Thus conference cannot be used with 8 Mbit/s PCM data rate where 128 slots are used, except the chip operates in double clock mode (see Chapter 12.1 on page 278). When the conference unit is switched on or off during data processing, erroneous data may be transmitted during the 125  $\mu$ s cycle in progress.

To add a PCM time slot to a conference the slot number must be written into register R\_SLOT. If the time slot has not yet been linked to an HFC-channel this can be done by writing the HFC-channel number and the channel's source/destination (input/output pins) into A\_SL\_CFG register. Afterwards the conference number must be written into bitmap V\_CONF\_NUM of register A\_CONF. Additionally, the conference must be enabled for this time slot with V\_CONF\_SL set to '1' in the same register. Noise suppression, threshold and input attenuation level can be configured independently for each time slot.

# Important !

Register A\_CONF must be initialized for every time slot. There is no specific default value after reset. Time slots which are not member of a conference must have  $A_CONF = 0x00$ .

The conference unit should never be enabled before all registers A\_CONF[SLOT] are initialized.

To remove a time slot from a conference the time slot must be selected by writing its number into register  $R\_SLOT$ . Then 0x00 must be written into register  $A\_CONF$ .

# 8.2 Overflow handling

The data summation of those HFC-channels that are involved in a conference, can cause signal overflows. The conference unit internally works with signed 16 bit words. In case of an overflow the amplitude value is limited to the maximum amplitude value.

Overflow conditions can be checked with register R\_CONF\_OFLOW. Every bit of this register indicates that an overflow has occured in one of the eight corresponding conferences.

The more conference members are involved in a conference, the higher is the probability of signal overflows. In this case the signal attenuation can be reduced by bitmap V\_ATT\_LEV in register A\_CONF. This can be done on-the-fly to improve the signal quality of a conference.



# 8.3 Conference including the S/T interface

As the conference unit is located in the PCM transmit data path, some additional explanations for conference members on the S/T interface have to be made.

Conference members can also be B-channels of the S/T interface. In this case, a pair of transmit/receive PCM time slots have to be configured to loop back the data.

In detail, the conference signal received by the S/T gets assigned to a transmit HFC-channel, this gets assigned to a transmit PCM time slot where it passes the summing circuit. The PCM interface loopes-back the signal to a receive time slot. This is asigned to a receive HFC-channel which finally passes the signal to a transmit S/T channel.

The data transmission on both the receive and transmit HFC-channels require one transmit and one receive FIFO to be enabled, although the FIFOs are not used to store data (see Section 3.4).

## 8.4 Conference setup example for CSM

The following example shows the register settings for a conference with three members. Two members are located on the PCM interface side while the other one is located on the S/T interface side. The example uses conference number 2. It is specified in Table 8.2.

Cor	nference member		Co	nnect	ion
0	1 <sup>st</sup> PCM member	r :	PCM slot[5,RX]	$\rightarrow$	HFC-channel[31,RX]
		:	PCM slot[5,TX]	$\leftarrow$	HFC-channel[31,RX]
0	2 <sup>nd</sup> PCM member	er:	PCM slot[20,RX]	$\rightarrow$	HFC-channel[27,RX]
		:	PCM slot[20,TX]	$\leftarrow$	HFC-channel[27,RX]
8	S/T member	:	S/T interf. #1, RX B1	$\rightarrow$	PCM slot[6,TX]
		:	S/T interf. #1, TX B1	$\leftarrow$	PCM slot[6,RX]

 Table 8.2: Conference example specification

Only two FIFOs are used in this example. Channel select mode should be selected to avoid unnecessary FIFO usage <sup>1</sup>. A PCM member allocates a single HFC-channel to establish the data loop via the switching buffer (see Fig. 3.3 and 3.3).

### **1**<sup>st</sup> PCM conference member

A PCM conference member can be looped over an arbitrary receive HFC-channel. In this example HFC-channel[31,TX] is used for the first PCM conference member. The conference is enabled only on the transmit time slot of the PCM interface.

<sup>&</sup>lt;sup>1</sup>Remember that in *Simple Mode* FIFO numbers are equal to HFC-channel numbers. In the example four HFC-channels are enabled, so that in *Simple Mode* all FIFOs with the same number are blocked.






Figure 8.1: Conference example



Register setup:			(CSM $①$ 1 <sup>st</sup> PCM conference member)
R_SLOT	: V_SL_DIR	= 1	(receive slot)
	: V_SL_NUM	= 5	(slot #5)
A_SL_CFG[5,RX	[]: V_CH_SDIR	= 1	(receive HFC-channel)
	: V_CH_SNUM	= 31	(HFC-channel #31)
	: V_ROUT	= '10'	(data from pin STIO2)
A_CONF[5,RX]	: V_CONF_NUM	= 0	(conference #0)
	: V_NOISE_SUPPI	R = 0	(no noise suppression)
	: V_ATT_LEV	= 0	(0 dB attenuation level)
	: V_CONF_SL	= 0	(slot is not added to the conference)
R_SLOT	: V_SL_DIR	= 0	(transmit slot)
	: V_SL_NUM	= 5	(slot #5)
A_SL_CFG[5,TX	[]: V_CH_SDIR	= 1	(receive HFC-channel)
	: V_CH_SNUM	= 31	(HFC-channel #31)
	: V_ROUT	= '10'	(data to pin STIO1)
A_CONF[5,TX]	: V_CONF_NUM	= 2	(conference #2)
	: V_NOISE_SUPPI	R = 0	(no noise suppression)
	: V_ATT_LEV	= 0	(0 dB attenuation level)
	: V_CONF_SL	= 1	(slot is added to the conference)

# **2** 2<sup>nd</sup> PCM conference member

The settings for the second PCM conference member is quite similar.

Register setup:			(CSM $2^{nd}$ PCM conference member)
R_SLOT	: V_SL_DIR	= 1	(receive slot)
	: V_SL_NUM	= 20	(slot #20)
A_SL_CFG[20,RX	]: V_CH_SDIR	= 1	(receive HFC-channel)
	: V_CH_SNUM	= 27	(HFC-channel #27)
	: V_ROUT	= '10'	(data from pin STIO2)
A_CONF[20,RX]	: V_CONF_NUM	= 0	(conference #0)
	: V_NOISE_SUPPF	R = 0	(no noise suppression)
	: V_ATT_LEV	= 0	(0 dB attenuation level)
	: V_CONF_SL	= 0	(slot is not added to the conference)
R_SLOT	: V_SL_DIR	= 0	(transmit slot)
	: V_SL_NUM	= 20	(slot #20)
A_SL_CFG[20,TX	]: V_CH_SDIR	= 1	(receive HFC-channel)
	: V_CH_SNUM	= 27	(HFC-channel #27)
	: V_ROUT	= '10'	(data to pin STIO1)
A_CONF[20,TX]	: V_CONF_NUM	= 2	(conference #2)
	: V_NOISE_SUPPF	R = 0	(no noise suppression)
	: V_ATT_LEV	= 0	(0 dB attenuation level)
	: V_CONF_SL	= 1	(slot is added to the conference)

### **③** S/T conference member

Finally the S/T conference member must loop back its data via the PCM interface. This is normally done internally, i.e. the PCM output buffers are both disabled (see Chapter 6 for



details). A pair of FIFOs is used to configure the PCM-to-S/T connection but no data is stored in these FIFOs.

Register setup:			(CSM <b>3</b> S/T conference member)
R_FIFO	: V_FIFO_DIR	= 0	(transmit FIFO)
	: V_FIFO_NUM	= 11	(FIFO #11)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[11,TX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 1	(transparent mode)
	: V_TRP_IRQ	= 0	(interrupt disabled)
	: V_DATA_FLOW	= '110'	$(S/T \rightarrow PCM)$
A_CHANNEL[11,TX]	: V_CH_FDIR	= 0	(transmit HFC-channel)
	: V_CH_FNUM	= 4	(HFC-channel #4)
R_SLOT	: V_SL_DIR	= 0	(transmit slot)
	: V_SL_NUM	= 6	(slot #6)
A_SL_CFG[6,TX]	: V_CH_SDIR	= 0	(transmit HFC-channel)
	: V_CH_SNUM	= 4	(HFC-channel #4)
	: V_ROUT	= '01'	(internal PCM data transmission)
A_CONF[6,TX]	: V_CONF_NUM	= 2	(conference #2)
	: V_NOISE_SUPPR	= 0	(no noise suppression)
	: V_ATT_LEV	= 0	(0 dB attenuation level)
	: V_CONF_SL	= 1	(slot is added to the conference)
R_FIFO	: V_FIFO_DIR	= 1	(receive FIFO)
	: V_FIFO_NUM	= 11	(FIFO #11)
	: V_REV	= 0	(normal bit order)
A_CON_HDLC[11,RX]	: V_IFF	= 0	(0x7E as inter frame fill)
	: V_HDLC_TRP	= 1	(transparent mode)
	: V_TRP_IRQ	= 0	(interrupt disabled)
	: V_DATA_FLOW	= '110'	$(FIFO \leftarrow S/T, S/T \leftarrow PCM)$
A_CHANNEL[11,RX]	: V_CH_FDIR	= 1	(receive HFC-channel)
	: V_CH_FNUM	= 4	(HFC-channel #4)
R_SLOT	: V_SL_DIR	= 1	(receive slot)
	: V_SL_NUM	= 6	(slot #6)
A_SL_CFG[6,RX]	: V_CH_SDIR	= 1	(receive HFC-channel)
	: V_CH_SNUM	= 4	(HFC-channel #4)
	: V_ROUT	= '01'	(internal PCM data loop)
A_CONF[6,RX]	: V_CONF_NUM	= 0	(conference #0)
	: V_NOISE_SUPPR	= 0	(no noise suppression)
	: V_ATT_LEV	= 0	(0 dB attenuation level)
	: V_CONF_SL	= 0	(slot is not added to the conference)



### • Global conference enable

After the configuration procedure of settings ① to ③, the conference unit can be switched on and the data coding can be chosen. Both is done by setting register R\_CONF\_EN.

 $\begin{array}{rcl} R\_CONF\_EN \ : \ V\_CONF\_EN \ = \ '1' & (enable \ conference \ unit) \\ & : \ V\_ULAW \ = \ '1' & (\mu\mbox{-law data \ coding}) \end{array}$ 



# 8.5 Register description

### 8.5.1 Write only registers

R	R_CONF_EN			(w) 0x18
C	onference	e mode reș	gister	
	Bits	Reset value	Name	Description
	0	0	V_CONF_EN	Global conference enable '0' = disable '1' = enable Note: When this bit is changed, erroneous data may be processed during the 125 μs cycle in progress.
	61		(reserved)	Must be '000000'.
	7	0	V_ULAW	Data coding of the conference unit '0' = A-Law '1' = μ-Law



A_CONF [S	SLOT]	(	w)	0xD1			
	<b>Conference parameter register for the selected PCM time slot</b> Before writing this array register the PCM time slot must be selected by register R_SLOT.						
	-	s no specific default value afte					
Bits	Reset value	Name	Description				
20		V_CONF_NUM	<b>Conference number</b> (07)				
43		V_NOISE_SUPPR	Noise suppression threshold '00' = no noise suppression '01' = data values less or equal to 5 are set to '10' = data values less or equal to 9 are set to '11' = data values less or equal to 16 are set t	0			
65		V_ATT_LEV	<b>Input attenuation level</b> '00' = 0 dB '01' = -3 dB '10' = -6 dB '11' = -9 dB				
7		V_CONF_SL	Conference enable for the selected PCM to slot '0' = slot is not added to the conference '1' = slot is added to the conference	ime			



### 8.5.2 Read only registers

R_C	R_CONF_OFLOW (r)						
	Conference overflow indication register						
Spec	ifies the	e conferen	ce numbers where an overflow	w has occured. Reading this register clears the bits.			
B	Bits	Reset value	Name	Description			
0	)	0	V_CONF_OFLOW0	Overflow occured in conference 0			
1	l	0	V_CONF_OFLOW1	Overflow occured in conference 1			
2	2	0	V_CONF_OFLOW2	Overflow occured in conference 2			
3	3	0	V_CONF_OFLOW3	Overflow occured in conference 3			
4	1	0	V_CONF_OFLOW4	Overflow occured in conference 4			
5	5	0	V_CONF_OFLOW5	Overflow occured in conference 5			
6	5	0	V_CONF_OFLOW6	Overflow occured in conference 6			
7	7	0	V_CONF_OFLOW7	Overflow occured in conference 7			



# Chapter 9

# **DTMF controller**

Write only	v registers:	
Address	Name	Page
0x1C	R_DTMF	264
0x1D	R DTMF N	265

 Table 9.1: Overview of the HFC-4S/8S DTMF registers



# 9.1 Overview

HFC-4S/8S has an on-chip DTMF<sup>1</sup> detection machine. This contains the recursive part of the Goertzel filter while the non-recursive part has to be calculated by firmware.

The Goertzel filter is well known in literature. It describes a special form of the DFT algorithm on the base of an *infinite-duration impulse response* filter (IIR filter). The Goertzel algorithm calculates only a single spectral line. It is very fast and has low memory requirements.

# 9.2 DTMF calculation principles

The transmission of dialed numbers on analog lines is normaly done by DTMF (Dual Tone Multi-Frequency). This means that pairs of two frequencies are used to determine one key of a keypad like shown in Table 9.2.

	Key	ypad		Freque	encies
1	2	3	Α	697	
4	5	6	В	770	low tones
7	8	9	С	852	(f/Hz)
*	0	#	D	941	
1209	1336	1477	1633	high to	nes $(f/Hz)$

 Table 9.2: DTMF tones on a 16-key keypad

Thus there are 4 low tones and 4 high tones and therefore 16 combinations of 2 tones. Because the ISDN network has several interfaces to the old-fashioned POTS analog network, in-band number dialing with DTMF can take place. To decode this DTMF information, HFC-4S/8S has a built in DTMF detection engine.

The detection is done by the digital processing of the HFC-channel data by the so-called Goerzel Algorithm

$$W_n = K \cdot W_{n-1} - W_{n-2} + x , \qquad (9.1)$$

where  $W_n$  is a DTMF coefficient calculated from the 2 previous coefficients  $W_{n-1}$  and  $W_{n-2}$ . The factor

$$K = 2\cos\left(2\pi \cdot \frac{f}{8000\,\mathrm{Hz}}\right)$$

is a constant for each frequency and x is a new HFC-channel value every 125 µs. The start condition is  $W_{-1} = W_{-2} = 0$ .

After processing equation (9.1) for N + 1 times with n = 0..N the real power amplitude

$$A^{2} = W_{N}^{2} + W_{N-1}^{2} - K \cdot W_{N} \cdot W_{N-1} .$$
(9.2)

has to be calculated by the host processor.

<sup>&</sup>lt;sup>1</sup>DTMF: Dual tone multi-frequency



The calculation of equation (9.1) is done for all 8 frequencies and for every new HFC-channel value (every 125 µs). Optionally also the second harmonic (double frequency) is also investigated. The *K* factors are values concerning to the DTMF frequencies. If the DTMF calculation is implemented in integer arithmetic, it is useful to multiply *K* with  $2^{14}$  to exploit the whole 16 bit value range. These *K* values are listed in Table 9.3.

1 <sup>st</sup> h	armonic	2 <sup>nd</sup> har	monic
$f/Hz  K \cdot 2^{14}$		f/Hz	$K\cdot 2^{14}$
697	27980	1406*	14739
770	26956	1555*	11 22 1
852	25701	1704	7 549
941	24219	1882	3 0 3 2
1209	19073	2418	-10565
1336	16325	2672	-16 503
1477	13085	2954	-22 318
1633	9315	3266	-27 472

**Table 9.3:** 16-bit K factors for the DTMF calculation

\*: These frequencies are modified to achieve a better detection compared with the high fundamental tones.

## **9.3 DTMF controller implementation**

The DTMF controller picks up the values of the HFC-channels and stores the temporary or final results in the internal or external RAM. Figure 9.1 shows how the DTMF controller is embedded between the HFC-channels of the PCM part and the internal or external RAM. *K* factors are read from the chip internal ROM.

After reset, the DTMF controller is disabled. It is to be enabled by setting bit V\_DTMF\_EN in register R\_DTMF. This bit can be changed at any time.

*W* coefficients of all 32 transmit or receive channels can be calculated if only the first harmonic (i.e. 8 frequencies) are chosen with  $V\_HARM\_SEL = '0'$  in register  $R\_DTMF$ . With  $V\_HARM\_SEL = '1'$ , the second harmonics are calculated, too. Then the DTMF coefficients of only 16 HFC-channels are calculated, namely #0..#15 if  $V\_CHBL\_SEL = '0'$  or #16..#31 if  $V\_CHBL\_SEL = '1'$ . In any case either transmit or receive HFC-channels of the PCM part can be selected with  $V\_DTMF\_RX\_CH$  in the same register.

The *W* coefficients are stored in the internal or external RAM after calculation. These are always 256 values; either from 8 frequencies of 32 HFC-channels or from 16 frequencies of 16 HFC-channels.

Equation 9.1 is calculated N + 1 times to obtain the power amplitude (see Equation 9.2). Then, after  $(N+1) \cdot 125 \,\mu$ s the result can be read from the RAM. The value of N can be programmed with register R\_DTMF\_N. A good balance between the bandwith of the Goerzel filter and the length of the investigation is N = 102, e.g.

When n = N, the V\_DTMF\_IRQ flag in register R\_IRQ\_MISC is set to alert the termination of the power amplitude calculation. This bit can either be polled by software or it can trigger an interrupt if the mask bit V\_DTMF\_IRQMSK in register R\_IRQMSK\_MISC is set.






Figure 9.1: DTMF controller block diagram



Bit V\_DTMF\_STOP should be set to '1' in register R\_DTMF to stop the DTMF engine after every calculation of  $W_N$  and  $W_{N-1}$ . The software has time to read the DTMF coefficients from the RAM. After this, a new calculation can be started with V\_RST\_DTMF is set to '1' in register R\_DTMF. Depending on the time required from the software, some *x* values might not be considered by the next DTMF detection <sup>2</sup>.

# 9.4 Data flow programming

As the DTMF controller operates on the PCM switching buffers shown in Figures 3.3 and 3.4 on pages 107 and 108, DTMF calculation requires a data path to a PCM switching buffer.

For PCM-to-S/T connections as well as for FIFO-to-S/T connections, no special data flow programming is required. V\_DTMF\_RX\_CH has to be set up due to the data direction.

When DTMF calculation is desired for a FIFO-to-S/T connection with data transmitted from the line interface, the standard data flow programming  $V_DATA_FLOW = '000'$  can be used and  $V_DTMF_RX_CH = '0'$  has to be set up.

A special data flow programming value is required when DTMF calculation is desired for a FIFO-to-S/T connection with data received by the line interface. In this case V\_DATA\_FLOW[2] must be set to '1' to route data to the PCM switching buffer as well. So V\_DATA\_FLOW = '100' is recommended and V\_DTMF\_RX\_CH = '1' has to be set up.

## 9.5 Access to DTMF coefficients

The host processor should read the two  $W_N$  and  $W_{N-1}$  16-bit coefficients for 8 or 16 frequencies for the desired channels. The coefficients are located in the internal or external SRAM. The memory address is calculated by

address = base address + frequency offset + channel offset + W-byte offset . (9.3)

The individual address components are shown in Table 9.4.

The DTMF coefficients have a special float format which increases the precision by some bits. They have 16 bit length and are coded *sign* – *exponent* – *mantissa* with a width of 1-3-12 bit.

The exponent is always as small as possible. In other words, an exponent value greater than zero requires the most significant mantissa bit to be '1'. Thus this bit has not to be coded. The following pseudocode shows how to convert float values to linear values:

```
// input: w_float (16 bit, word)
// output: w_linear (32 bit singned integer)
// mantissa and exponent extraction:
mantissa = w_float and 0xFFF; // bits[11..0]
exponent = (w_float shr 12) and 0x7; // bits[14..12]
// sign evaluation:
if w_float and 0x8000 <> 0 then
{
```

<sup>&</sup>lt;sup>2</sup>It is *not* recommended to set up a continous DTMF detection with  $V_DTMF_STOP = '0'$ . This would require hard time constraints and a special software algorithm to read the  $W_N$  and  $W_{N-1}$  coefficients. Please ask the Cologne Chip support team if this procedure is desired anyway.

base address	RAM size	address	RAM size	address
	32k	0x1000	128k	0x2000
			512k	0x2000
frequency offset	1 <sup>st</sup> harmonic	offset	2 <sup>nd</sup> harmonic	offset
(low tones)	697 Hz	0x00	1406 Hz	0x40
	770 Hz	0x80	1555 Hz	0xC0
	852 Hz	0x100	1704 Hz	0x140
	941 Hz	0x180	1882 Hz	0x1C0
(high tones)	1209 Hz	0x200	2418 Hz	0x240
	1336 Hz	0x280	2672 Hz	0x2C0
	1477 Hz	0x300	2954 Hz	0x340
	1633 Hz	0x380	3266 Hz	0x3C0
channel offset	number	offset	number	offset
	0	0x00	16	0x40
	1	0x04	17	0x44
	2	0x08	18	0x48
	3	0x0C	19	0x4C
	4	0x10	20	0x50
	5	0x14	21	0x54
	6	0x18	22	0x58
	7	0x1C	23	0x5C
	8	0x20	24	0x60
	9	0x24	25	0x64
	10	0x28	26	0x68
	11	0x2C	27	0x6C
	12	0x30	28	0x70
	13	0x34	29	0x74
	14	0x38	30	0x78
	15	0x3C	31	0x7C
W-byte offset	W <sub>N-1</sub>	offset	W <sub>N</sub>	offset
	low byte	0	low byte	2
	high byte	1	high byte	3

 Table 9.4: Memory address calculation for DTMF coefficients related to equation (9.3)



```
mantissa = mantissa or 0xFFFFF000; // set bits[31..12]
}
// exponent evaluation:
if exponent <> 0 then
{
    mantissa = mantissa xor 0x1000; // restore bit[12]
    mantissa = mantissa shl (exponent-1);
}
// return result:
w_linear = mantissa;
```

# 9.6 DTMF tone detection

DTMF tones are detected by evaluation of the power amplitude  $A^2$  (see Equation 9.2). This procedure is explained in [1] and is widely presented in literature with different approaches.

The discrimination process should consider the maximum power amplitude of a pair of low tone and high tone frequencies and the timing requirements given by the DTMF specification in ITU-T Q.24 [4]. Additionally, the second highest power amplitude can be investigated to ensure a sufficient distance to the maximum amplitude. In this way, the software can determine if a DTMF signal has been on the line or not. If a DTMF signal has been there, the tone pair is detected and so the dialed digit is decoded.

If potential DTMF tones are superimposed on arbitrary voice signal, it is helpfull to investigate not only the 8 DTMF tones but also their second harmonics. For DTMF tones the second harmonics should have no significant amplitude.



# 9.7 Register description

R	_DTMF		(w	<i>d</i> ) <b>0x1C</b>
D	TMF confi	iguration	register	
	Bits	Reset value	Name	Description
	0	0	V_DTMF_EN	Global DTMF enable '0' = disable DTMF unit '1' = enable DTMF unit
	1	0	V_HARM_SEL	<ul> <li>Harmonics selection</li> <li>Investigation of the 2nd harmonics of the DTMF frequencies can be enabled to improve the detection algorithm.</li> <li>'0' = 8 frequencies in 32 channels (only 1st harmonics are processed)</li> <li>'1' = 16 frequencies in 16 channels (1st and 2nd harmonics are processed)</li> <li>Note: If 2nd harmonics are processed, only 16 HFC-channels can be considered (see V_CHBL_SEL).</li> </ul>
	2	0	V_DTMF_RX_CH	<b>DTMF data source</b> '0' = transmit HFC-channels are used for DTMF detection '1' = receive HFC-channels are used for DTMF detection
	3	0	V_DTMF_STOP	<b>Stop DTMF unit</b> '0' = continuous DTMF processing '1' = DTMF processing stops after <i>n</i> processed samples
	4	0	V_CHBL_SEL	HFC-Channel block selection HFC-Channel block selection (only if 16 channels are used, see V_HARM_SEL) '0' = lower 16 channels (015) '1' = upper 16 channels (1631)
	5		(reserved)	Must be '0'.
	6	0	V_RST_DTMF	Restart DTMF prosessing '0' = no action '1' = enables new DTMF calculation phase after stop, automatically cleared
	7	0	V_ULAW_SEL	<b>Data coding for DTMF detection</b> '0' = A-Law code '1' = μ-Law code



R.	R_DTMF_N			(w) 0x1E		
N	Number of samples					
Tł	his registe	r defines tl	ne number of sample	es which are calculated in the recursive part of the Goertzel filter.		
	Bits	Reset value	Name	Description		
	70	0	V_DTMF_N	<b>Number of samples</b> The recursive part of the Goertzel filter is looped $V_DTMF_N + 1$ times ( $n = 0V_DTMF_N = 0N$ ) to calculate one pair of DTMF coefficients $W_N$ and $W_{N-1}$ (1 PCM value every 125 µs, i.e. 1 pair of DTMF coefficients every ( $N + 1$ ) · 125 µs). <b>Note:</b> $V_DTMF_N$ must be specified before the DTMF unit is enabled in register R_DTMF.		





# Chapter 10

# **Bit Error Rate Test (BERT)**

Table 10.1: Overview of the HFC-4S/8S BERT registers

Write only	registers:	Read only	registers:		
Address	Name	Page	Address	Name	Page
0x1B	R_BERT_WD_MD	272	0x17	R_BERT_STA	273
0xFF	A_IRQ_MSK	291	0x1A	R_BERT_ECL	273
			0x1B	R_BERT_ECH	274



## **10.1 BERT functionality**

*Bit Error Rate Test* (BERT) is a very important test for communication lines. The bit error rate should be as low as possible. Increasing bit error rate is an early indication of a malfunction of components or the communication wire link itself.

HFC-4S/8S includes a high performance pseudo random bit generator (PRBG) and a pseudo random bit receiver with automatic synchronization capability. The error rate can be checked by the also implemented Bit Error counter (BERT counter).

# Please note !

Transparent mode must be selected for Bit Error Rate Test.

# **10.2 BERT transmitter**

The PRBG can be set to a variety of different pseudo random bit patterns. Continous '0', continous '1' or pseudo random bit patterns with one of 6 selectable sequence length's from  $2^9 - 1$  bit to  $2^{23} - 1$  bit can be configured with bitmap V\_PAT\_SEQ in register R\_BERT\_WD\_MD. All bit sequences are defined in the ITU-T O.150 [6] and O.151 [5] specifications.

The BERT patterns are passed through the HFC-channel assigner if  $V\_BERT\_EN = '1'$  in register A\_IRQ\_MSK[FIFO]. For this reason, either a FIFO-to-S/T or a FIFO-to-PCM configuration must be selected. Furthermore, the allocated FIFO must be enabled to switch on the data path.

BERT patterns are generated if at least one FIFO has its bit V\_BERT\_EN set to '1'. When more than one transmit FIFO are using BERT patterns, all these patterns are generated from the same pseudo random generator. They are distrubuted to the FIFOs in the order of the FIFO processing sequence (see Section 3.2.3 on page 106).

Subchannel processing can be used together with the *Bit Error Rate Test*. Then the number of bits taken from the PRBG is V\_BIT\_CNT.

# Please note !

To test a connection and the error detection capability of the BERT error counter, a BERT error can be generated on the receiver side of an S/T link. Setting bit V\_BERT\_ERR in register R\_BERT\_WD\_MD generates one wrong BERT bit in the outgoing data stream. V\_BERT\_ERR is automatically cleared afterwards.

## **10.3 BERT receiver**

The BERT receiver has an automatic synchonization capability. When the incoming bit stream is synchronized with the PRBG, bit V\_BERT\_SYNC in register R\_BERT\_STA is set to '1'.

A 16 bit BERT error counter is available in registers R\_BERT\_ECL and R\_BERT\_ECH. The low byte R\_BERT\_ECL should be read first to latch the high byte. Then the high byte can be read from register R\_BERT\_ECH. A read access to the low byte R\_BERT\_ECL clears the 16 bit counter.






Figure 10.1: BERT transmitter block diagram






Figure 10.2: BERT receiver block diagram



The BERT procedure should first wait for the synchronization state. After this, the BERT error counter should be cleared by reading register R\_BERT\_ECL.

Received BERT data is passed through the HFC-channel assigner if  $V\_BERT\_EN = '1'$  in register A\_IRQ\_MSK[FIFO]. For this reason, either a FIFO-to-S/T or a FIFO-to-PCM configuration must be selected. Furthermore, the allocated FIFO must be enabled to switch on the data path. Received BERT data is stored in the FIFO but it needs not to be read out. Received BERT data is collected from all FIFOs which have  $V\_BERT\_EN = '1'$  in the order of the FIFO processing sequence (see Section 3.2.3 on page 106).

Subchannel processing can be used together with the *Bit Error Rate Test*. Then V\_BIT\_CNT bits taken passed to the BERT receiver.

Inverted BERT data is automatically detected and can be checked with V\_BERT\_INV\_DATA in register R\_BERT\_STA.

The automatically synchronization works only if the bit error rate is less than  $4 \cdot 10^{-2}$ . Synchronization state will not be achieved with a higher error rate. It is lost when many bit errors occur during a short time period. In this case, the re-synchronization starts automatically and a high bit error counter value indicates that a re-synchronization might has happened.



# **10.4** Register description

# **10.4.1** Write only registers

R_	R_BERT_WD_MD (w) 0x1					
Bi	Bit error rate test (BERT) and watchdog mode					
	Bits	Reset value	Name	Description		
	20	0	V_PAT_SEQ	Continuous '0' / '1' or pseudo random pattern sequence for BERT '000' = continuous '0' pattern '001' = continuous '1' pattern '010' = sequence length $2^9 - 1$ bits '011' = sequence length $2^{10} - 1$ bits '100' = sequence length $2^{15} - 1$ bits '100' = sequence length $2^{20} - 1$ bits '101' = sequence length $2^{20} - 1$ bits '110' = sequence length $2^{20} - 1$ bits '110' = sequence length $2^{20} - 1$ bits, but maximal 14 bits are zero '111' = pseudo random pattern seq. $2^{23} - 1$ Note: These sequences are defined in ITU-T O.150 and O.151 specifications.		
	3	0	V_BERT_ERR	<b>BERT error</b> Generates 1 error bit in the BERT data stream '0' = no error generation '1' = generates one error bit This bit is automatically cleared.		
	4		(reserved)	Must be '0'.		
	5	0	V_AUTO_WD_RES	Automatically watchdog timer reset '0' = watchdog is only reset by V_WD_RES '1' = watchdog is reset after every access to the chip		
	6		(reserved)	Must be '0'.		
	7	0	V_WD_RES	Watchdog timer reset '0' = no action '1' = manual watchdog timer reset This bit is automatically cleared.		



### **10.4.2** Read only registers

R_	BERT_S	ATA		(r) 0x17		
Bit error rate test status						
	Bits	Reset value	Name	Description		
	20	0	V_RD_SYNC_SRC	<b>S/T interface selection</b> Reports which S/T interface is used as sync source. '000' = S/T interface 0 '001' = S/T interface 1		
				'111' = S/T interface 7		
	3	0	(reserved)			
	4	0	V_BERT_SYNC	<b>BERT synchronization status</b> '0' = BERT not synchronized to input data '1' = BERT sync to input data		
	5	0	V_BERT_INV_DATA	<b>BERT data inversion</b> '0' = BERT receives normal data '1' = BERT receives inverted data		
	76	0	(reserved)			

R_	R_BERT_ECL			(r) 0x1A
BI	E <b>RT erro</b>	r counter,	low byte	
	Bits	Reset value	Name	Description
	70	0	V_BERT_ECL	<b>Bits 70 of the BERT error counter</b> This register should be read first to latch the value of register R_BERT_ECH. <b>Note:</b> The BERT counter is cleared after reading this register.



R_BERT_ECH				(r) 0	x1B
BERT error counter, high byte					
	Bits	Reset value	Name	Description	
	70	0	V_BERT_ECH	<b>Bits 158 of the BERT error counter</b> <b>Note:</b> Low byte should be read first (see register <b>R_BERT_ECL</b> ).	er



# Chapter 11

# **Auxiliary interface**

Please note !

Please contact the Cologne Chip support team if you want to use the auxiliary interface.





# Chapter 12

# Clock, reset, interrupt, timer and watchdog

Table 12.1: Overview of the HFC-4S/8S clock pins
--

Number	Name	Description
90	OSC_IN	Oscillator Input Signal
91	OSC_OUT	Oscillator Output Signal
92	CLK_MODE	Clock Mode

 Table 12.2: Overview of the HFC-4S/8S reset, timer and watchdog registers

Write only	registers:		Read only registers:			
Address	Name	Page	Address	Name	Page	
0x11	R_IRQMSK_MISC	289	0x10	R_IRQ_OVIEW	292	
0x13	R_IRQ_CTRL	289	0x11	R_IRQ_MISC	293	
0x1A	R_TI_WD	290	0x1C	R_STATUS	294	
0xFF	A_IRQ_MSK	291	0xC8	R_IRQ_FIFO_BL0	295	
			0xC9	R_IRQ_FIFO_BL1	296	
			0xCA	R_IRQ_FIFO_BL2	297	
			0xCB	R_IRQ_FIFO_BL3	298	
			0xCC	R_IRQ_FIFO_BL4	299	
			0xCD	R_IRQ_FIFO_BL5	300	
			0xCE	R_IRQ_FIFO_BL6	301	
			0xCF	R_IRQ_FIFO_BL7	302	



## 12.1 Clock

### **12.1.1** Clock distribution

HFC-4S/8S use several internal clock frequencies  $f_{SYS}$ ,  $f_{ST}$  and  $f_{PCM}$ . They are generated from one oscillator clock as shown in Figure 12.1.




Figure 12.1: Clock distribution

The PCM clock must be set up to  $f_{PCM} = 49.152 \text{ MHz}$ . This is done with bit V\_PCM\_CLK in register R\_BRG\_PCM\_CFG.

Pin CLK\_MODE must be set as shown in Table 12.3 to ensure the desired system clock of either 24.576 MHz (single clock mode) or 49.152 MHz (double clock mode). Double clock requires a high speed external SRAM and cannot be used with internal RAM.

The line interface clock must be set up to  $f_{ST} = 6.144$  MHz. This is done with V\_ST\_CLK in register R\_CTRL as shown in Figure 12.1.

### 12.1.2 Clock oscillator circuitry

There are different ways to provide the internal clocks of HFC-4S/8S. This section describes the Pierce oscillator circuitry, gives a hint to 3rd overtone oscillator, Crystal oscillator circuitry and, finally, shows how to connect the clock oscillator circuitry of several HFC-4S/8S in a cascade.



<b>Crystal</b> frequency	Operation mode	System clock f <sub>SYS</sub>	Pin CLK_MODE	V_ST_CLK in register R_CTRL	V_PCM_CLK in register R_BRG_PCM_CFG
24.576 MHz	single clock mode	24.576 MHz	'1'	,00,	,0,
49.152 MHz	single clock mode	24.576 MHz	'0'	'00'	'1'
49.152 MHz	double clock mode $^*$	49.152 MHz	'1'	'01'	'1'

 Table 12.3: Quartz selection and clock configuration settings

\*: This mode requires a high speed external SRAM.

### 12.1.2.1 Frequency accuracy

ISDN applications need an exact clock frequency. By the ISDN specification a precision of  $\pm 100$  ppm is minimum requirement for passing the ISDN type approval. In respect to temperature dependence and ageing behavior a crystal with  $\pm 50$  ppm is recommended.

### **12.1.2.2** Pierce oscillator

A typical clock oscillator circuitry using a 24.576 MHz crystal is shown in Figure 12.2. This Pierce oscillator is very popular for clock generation and is widely known from literature.




Figure 12.2: Standard HFC-4S/8S quartz circuitry

The feedback resistor R1 determines the DC operation point and is typically in the range  $100 \text{ k}\Omega \dots 10 \text{ M}\Omega$  for CMOS inverters.

The capacitive load  $C_L$  of the crystal is given in its data sheet. C1 and C2 should be chosen to fulfill

$$C_L = \frac{\mathsf{C1} \cdot \mathsf{C2}}{\mathsf{C1} + \mathsf{C2}} + C_S$$

where  $C_S$  is the stray capacitance. It is given by the input and output capacitances of the inverter and the shunt capacitance between the crystal terminals. Typically, C1 and C2 are chosen to be equal.



Finally, the resistor R2 is chosen to be roughly equal to the capacitive reactance of C2 at the frequency of oscillation.

$$\mathsf{R2} \sim \frac{1}{2\pi f_{\mathsf{Q1}} \cdot \mathsf{C2}}$$

R2 and C2 provide a low-pass filter that prevents the circuit from oscillating at a higher harmonic of the crystal frequency.

The minimum value of R2 depends on the recommended power consumption of the crystal. A too small value may damage the crystal or shorten the lifetime. When R2 is too large, the oscillation might not start. As HFC-4S/8S has a bufffered inverter between pins OSC\_IN and OSC\_OUT the value of R2 can be increased. A factor of about 2..3, e.g., is well.

The circuitry shown in Figure 12.2 is based on a crystal with  $C_L = 30 \text{ pF}$  and a stray capacitance of  $C_S = 5 \text{ pF}$ . This leads to

$$C1 = C2 = 2 \cdot (C_L - C_S) = 59 \, pF \sim 47 \, pF$$

and

$$R2 = \frac{3}{2\pi f_{Q1} \cdot C2} = 413 \,\Omega \sim 330 \,\Omega \ .$$

#### 12.1.2.3 3rd overtone oscillator

A different oscillator frequency with double frequency 49.152 MHz can be used alternatively. For this a 3rd overtone crystal or a clock oscillator can be used.

### 12.1.2.4 Crystal oscillator circuitry

It is possible to feed the OSC\_IN input of HFC-4S/8S with a standard 3.3 V crystal oscillator. The input switching level is close to  $V_{DD}/2$  (CMOS level) and HFC-4S/8S can accept at least a duty cycle of 45% high/55% low to 55% high/45% low.

### 12.1.2.5 HFC-4S/8S cascade

Figure 12.3 shows how to connect several HFC-4S/8S to only one quartz circuitry.




Figure 12.3: Cascade-connected HFC-4S/8S with only one quartz circuitry



# 12.2 Reset

HFC-4S/8S has a level sensitive RESET input at pin 198. This is low active in PCI mode (pin name RST#) and high active in all other modes (pin name RESET). Pins MODE0 and MODE1 must be valid during RESET and /SPISEL must be '1' (inactive) when the SPI bus interface mode is selected. The reset pulse must not be shorter than 10 ns.

After RESET, HFC-4S/8S enters an initialization sequence. Its duration depends on the number of FIFOs and has a maximum length of  $100 \,\mu$ s. When the initialization process is finished, bit V\_BUSY changes from '1' to '0'.

PCM initialization requires the F0IO clock. The PCM data rate should be set during 125  $\mu$ s after reset to asure that all PCM array registers are initialized. Only 32 time slots are initialized if V\_PCM\_DR is left in its reset state '00' (see also Section 6.3).

HFC-4S/8S has 4 different soft resets. The FIFO registers, PCM registers and S/T registers can be reset independently with the bits of register  $R_CIRM$  which are listed in Table 12.4. The reset bits must be set and cleared by software.

A hardware reset implies the soft reset, of course.

Reset name	Reset group	Register bit	Description
Soft Reset	0	V_SRES	Reset for FIFO, PCM and S/T registers of HFC-4S/8S. Soft reset is the same as reset of all partial reset registers.
HFC Reset	1	V_HFC_RES	Reset for all FIFO registers of HFC-4S/8S.
PCM Reset	2	V_PCM_RES	Reset for all PCM registers of HFC-4S/8S.
S/T Reset	3	V_ST_RES	Reset for all S/T registers of HFC-4S/8S.
Hardware reset	Н	_	Hardware reset initiated by RESET input pin.

### Table 12.4: HFC-4S/8S reset groups

Information about the allocation of the registers to the different reset groups can be found in the register list on pages 18 and 20. Many registers are allocated to more than one reset group, and some are not resetable by software.



# 12.3 Interrupt

### **12.3.1** Common features

HFC-4S/8S is equipped with a maskable interrupt engine. A big variety of interrupt sources can be enabled and disabled. All interrupts except FIFO interrupts are reported on reading the interrupt status registers independently of masking the interrupt or not. Only mask enabled interrupts are used to generate an interrupt on the interrupt pin of HFC-4S/8S. Reading the interrupt status register resets the bits. Interrupt bits set during the reading are reported at the next reading of the interrupt status registers.

Pin 197 is the interrupt output line for all bus interface modes. ISA PnP uses additional pins 106..112 for interrupt purposes. After reset, all interrupts are disabled. The interrupt lines must be enabled with V\_GLOB\_IRQ\_EN set to '1' in register R\_IRQ\_CTRL. The polarity of the interrupt signals can be changed by an optional external transistor from *active low* to *active high*. This must be configured with bitmap V\_IRQ\_POL in register R\_IRQ\_CTRL.




Figure 12.4: Interrupt output



### **12.3.2** S/T interface interrupt

Every S/T interface can have its own interrupt capability to indicate a state change condition. The interrupt mask has to be programmed in register R\_SCI\_MSK. When an S/T interface interrupt occured, the corresponding S/T interface can be determined by reading register R\_SCI. This register contains the state change condition even if the interrupts are disabled.




Figure 12.5: *S*/*T* interface interrupt

### **12.3.3 FIFO** interrupt

FIFO interrupts can be enabled or disabled by setting bit V\_IRQ in register A\_IRQ\_MSK[FIFO]. Because there are 64 interrupts there are 8 interrupt status registers for FIFO interrupts. To determine which interrupt register must be read in an interrupt routine there is an interrupt overview register which shows in which status register at least one interrupt bit is set (R\_IRQ\_OVIEW). Reading this register does not clear any interrupt. The following reading of an interrupt register (R\_IRQ\_FIFO\_BL0..R\_IRQ\_FIFO\_BL7) clears the reported interrupts.

The FIFO interrupts must be enabled with the global bit V\_FIFO\_IRQ in register R\_IRQ\_CTRL as shown if Figure 12.6.






Figure 12.6: Enable FIFO interrupt condition with V\_FIFO\_IRQ




Figure 12.7: FIFO interrupt



### **12.3.4** Miscelleanous interrupts

### **12.3.4.1** Timer interrupt

HFC-4S/8S includes a timer with interrupt capability. The timer counts F0IO  $\,$  pulses, i.e. it is incremented every 125  $\mu s.$ 

A timer event is indicated with  $V_TI_IRQ = '1'$  in register R\_IRQ\_MISC. This event generates an interrupt if the mask bit  $V_TI_IRQMSK$  is set to '1' in register R\_IRQMSK\_MISC.

A timer event is generated every  $2^{V\_EV\_TS} \cdot 250 \mu s$  where  $V\_EV\_TS = 0..15$  in register R\_TI\_WD. This leads to a timer event frequency from 250 µs to 8.192 s.

### 12.3.4.2 125 µs interrupt

HFC-4S/8S changes every 125  $\mu$ s from non processing into processing state. This event can be reported with an interrupt. Bit V\_PROC\_IRQMSK in register R\_IRQMSK\_MISC must be set to '1' to enable this interrupt capability. In case of an interrupt, bit V\_IRQ\_PROC in register R\_IRQ\_MISC has the value '1'.

### **12.3.4.3 DTMF** interrupt

When DTMF detection has been finished, V\_DTMF\_IRQ in register R\_IRQ\_MISC is set to '1'.

An interrupt occurs, when bitmap V\_DTMF\_IRQMSK in register R\_IRQMSK\_MISC is set to '1'. The interrupt is cleared with a read access to register R\_IRQMSK\_MISC.

### **12.3.4.4** External interrupt

The GPI[31..24] pins have interrupt capability. Figure 12.9 shows the block diagram of this external interrupt capability. External interrupts can only be used if the S/T interfaces #6 and #7 are not in use.

The external interrupt occurs, when at least one of the eight GPI lines have low input signal. For this reason all unused GPI lines must be connected to VDD when the external interrupt is enabled. Bit V\_EXT\_IRQ\_EN must be set to '1' in register R\_PWM\_MD to enable the external interrupt unit. The current state of the joined GPI signals can be read from bit V\_EXT\_IRQSTA in register R\_STATUS.

From this signal an interrupt can be generated if bit V\_EXT\_IRQMSK in register R\_IRQMSK\_MISC is set to '1'. In case of an interrupt event, V\_EXT\_IRQ can be read to determine whether the external interrupt occured.


## 12.4 Watchdog reset

The parallel processor interface of HFC-4S/8S includes a watchdog functionality.

A watchdog event generates a low signal at pin /WD (pin 23). The watchdog timer can either be reset manually or automatically.

 Manual watchdog reset is selected with V\_AUTO\_WD\_RES = '0' in register R\_BERT\_WD\_MD. Then, writing V\_WD\_RES = '1' into register R\_BERT\_WD\_MD resets the watchdog timer. This bit is automatically cleared afterwards.










Figure 12.9: External interrupt block diagram



• V\_AUTO\_WD\_RES = '1' must be set to switch on the automatically watchdog reset. In this case every access to the chip clears the watchdog timer.

The watchdog counter is incremented every 2 ms. An event occurs after  $2^{V_WD_TS} \cdot 2$  ms where  $V_WD_TS = 0..15$  in register R\_TI\_WD. This leads to a watchdog event frequency from 2 ms to 65.536 s.



# 12.5 Register description

### 12.5.1 Write only registers

R_	R_BRG_PCM_CFG			(w) 0x02
PCM configuration register			register	
	Bits	Reset value	Name	Description
	40		(reserved)	Must be '00000'.
	5	0	V_PCM_CLK	Clock of the PCM module '0' = $f_{PCM}$ is twice the input clock at pin OSC_IN '1' = $f_{PCM}$ is equal to the input clock at pin OSC_IN PCM clock must be set up to49.152 MHz.
	76	0	V_ADDR_WRDLY	Address write delay Delay from rising edge of pin /SR_WR to address change for external RAM '00' = delay is approximately 3 ns '01' = delay is approximately 5 ns '10' = delay is approximately 7 ns '11' = delay is approximately 9 ns



0x11

#### R\_IRQMSK\_MISC

(w)

#### Miscellaneous interrupt status mask register

'0' means that the interrupt is not used for generating an interrupt on the interrupt pin 197. '1' enables the interrupt generation in case of the committed event.

Bits	Reset value	Name	Description
0		(reserved)	Must be '0'.
1	0	V_TI_IRQMSK	Timer elapsed interrupt mask bit
2	0	V_PROC_IRQMSK	<b>Processing / nonprocessing transition interrupt</b> <b>mask bit</b> (every 125 µs)
3	0	V_DTMF_IRQMSK	DTMF detection interrupt mask bit
4		(reserved)	Must be '0000'.
5		V_EXT_IRQMSK	External interrupt mask bit
76		(reserved)	Must be '0000'.

R_	IRQ_CTI	RL	(w	ox13
Int	errupt co	ontrol reg	ister	
	Bits	Reset value	Name	Description
	0	0	V_FIFO_IRQ	<b>FIFO interrupt</b> '0' = all FIFO interrupts disabled '1' = all FIFO interrupts enabled
	21		(reserved)	Must be '00'.
	3	0	V_GLOB_IRQ_EN	Global interrupt signal enable The interrupt lines are either pins 106112 in ISA PnP mode or pin 197 in all other bus interface modes. '0' = disable '1' = enable
	4	0	V_IRQ_POL	<b>Polarity of interrupt signal</b> '0' = active low signal '1' = active high signal
	75		(reserved)	Must be '000'.



R_TI_WD			(w) 0x1A
Timer and watchdog control register		control register	
Bits	Reset value	Name	Description
30	0	V_EV_TS	<b>Timer event after</b> $2^n \cdot 250 \mu s$ $0 = 250 \mu s$ $1 = 500 \mu s$ 2 = 1 m s 3 = 2 m s 4 = 4 m s 5 = 8 m s 6 = 16 m s 7 = 32 m s 8 = 64 m s 9 = 128 m s 0xA = 256 m s 0xB = 512 m s 0xC = 1.024 s 0xC = 2.048 s 0xE = 4.096 s 0xF = 8.192 s
74	0	V_WD_TS	Watchdog event after $2^n \cdot 2 \text{ ms}$ 0 = 2  ms 1 = 4  ms 2 = 8  ms 3 = 16  ms 4 = 32  ms 5 = 64  ms 6 = 128  ms 7 = 256  ms 8 = 512  ms 9 = 1.024  s 0xA = 2.048  s 0xB = 4.096  s 0xC = 8.192  s 0xC = 8.192  s 0xE = 32.768  s 0xF = 65.536  s



Α_	IRQ_MS	<b>SK</b> [FIFO]	(	(w) 0xFF
In	terrupt r	egister for	the selected FIFO	
Be	efore writ	ing this arr	ay register the FIFO must be s	selected by register R_FIFO.
	Bits	Reset value	Name	Description
	0	0	V_IRQ	Interrupt mask for the selected FIFO '0' = disabled '1' = enabled
	1	0	V_BERT_EN	<b>BERT enable</b> '0' = BERT disabled, normal data is transmitted and received '1' = BERT enabled, output of BERT generator is transmitted and received data is checked by BERT
	2	0	V_MIX_IRQ	Mixed interrupt generation '0' = disabled (normal operation) '1' = frame interrupts and transparent mode interrupts are both generated in HDLC mode
	73		(reserved)	Must be '00000'.



#### 12.5.2 Read only registers

R_IRQ_OVIEW	( <b>r</b> )	0x10

#### FIFO interrupt overview register

Every bit with value '1' indicates that an interrupt has occured in the FIFO block. A FIFO block consists of 4 transmit and 4 receive FIFOs. The exact FIFO can be determined by reading the R\_IRQ\_FIFO\_BL0..R\_IRQ\_FIFO\_BL7 registers that belong to the specified FIFO block.

Reading any R\_IRQ\_FIFO\_BL0...R\_IRQ\_FIFO\_BL7 register clears the corresponding bit in this register. Reading this overview register does not clear any interrupt bit.

Bits	Reset value	Name	Description
0		V_IRQ_FIFO_BL0	<b>Interrupt overview of FIFO block 0</b> (FIFOs 03)
1		V_IRQ_FIFO_BL1	<b>Interrupt overview of FIFO block 1</b> (FIFOs 47)
2		V_IRQ_FIFO_BL2	<b>Interrupt overview of FIFO block 2</b> (FIFOs 811)
3		V_IRQ_FIFO_BL3	<b>Interrupt overview of FIFO block 3</b> (FIFOs 1215)
4		V_IRQ_FIFO_BL4	<b>Interrupt overview of FIFO block 4</b> (FIFOs 1619)
5		V_IRQ_FIFO_BL5	<b>Interrupt overview of FIFO block 5</b> (FIFOs 2023)
6		V_IRQ_FIFO_BL6	<b>Interrupt overview of FIFO block 6</b> (FIFOs 2427)
7		V_IRQ_FIFO_BL7	<b>Interrupt overview of FIFO block 7</b> (FIFOs 2831)



R	IRQ_MIS	SC	( <b>r</b> )	) 0x11		
М	Miscellaneous interrupt status register					
Al	l bits of th	nis register	are cleared after a read access.			
	Bits	Reset value	Name	Description		
	0		(reserved)			
	1	0	V_TI_IRQ	<b>Timer interrupt status</b> '1' = timer elapsed		
	2	0	V_IRQ_PROC	Processing/non processing transition interrupt status '1' = HFC-4S/8S has changed from processing to non processing phase (every 125 μs). Note: The current processing/non processing status can be read from V_PROC in register R_STATUS.		
	3	0	V_DTMF_IRQ	<b>DTMF detection interrupt status</b> '1' = DTMF detection has been finished. The results can be read from the RAM.		
	4		(reserved)			
	5	0	V_EXT_IRQ	External interrupt status '1' = an external interrupt has occured		
	76		(reserved)			



R_	_STATUS	;		(r) 0x1C
HFC-4S/8S status register				
	Bits	Reset value	Name	Description
	0		V_BUSY	BUSY/NOT BUSY status '0' = HFC-4S/8S is not busy, all accesses are allowed '1' = HFC-4S/8S is BUSY after initialising Reset FIFO, increment <i>F</i> -counter or change FIFO
	1		V_PROC	<ul> <li>Processing / non processing status</li> <li>'0' = HFC-4S/8S has finished the processing phase during the 125 μs cycle</li> <li>'1' = HFC-4S/8S is in processing phase (once every 125 μs cycle)</li> <li>Note: The processing / non processing transition can be notified with an interrupt (see V_IRQ_PROC in register R_IRQ_MISC).</li> </ul>
	2		(reserved)	
	3		V_LOST_STA	LOST error (frames have been lost) This means HFC-4S/8S did not process all data in 125 μs. So data may be corrupted. Bit V_RES_LOST in register A_INC_RES_FIFO must be set to reset this bit.
	4		V_SYNC_IN	<b>Synchronization input</b> Value of the SYNC_I input pin
	5		V_EXT_IRQSTA	<b>External interrupt</b> The external interrupt signal is currently set.
	6		V_MISC_IRQSTA	Any miscellaneous interrupt All enabled miscellaneous interrupts of register R_IRQ_MISC are 'ored'.
	7		V_FR_IRQSTA	Any FIFO interrupt All enabled FIFO interrupts of the registers R_IRQ_FIFO_BL0R_IRQ_FIFO_BL7 are 'ored'.



R_I	R_IRQ_FIFO_BL0			) <b>0xC8</b>	
FIF	FIFO interrupt register for FIFO block 0				
			<i>d of frame</i> is signaled, while in fregister A_CON_HDLC.	transparent mode the frequency of interrupts is set in	
			ates that the corresponding FIF onding FIFO.	O generated an interrupt. If a bit is '0', no interrupt	
Rea	ding this	register c	lears all set bits and the corresp	onding bit of register R_IRQ_OVIEW.	
	Bits	Reset value	Name	Description	
	0	0	V_IRQ_FIFO0_TX	Interrupt occured in transmit FIFO 0	
	1	0	V_IRQ_FIFO0_RX	Interrupt occured in receive FIFO 0	
	2	0	V_IRQ_FIFO1_TX	Interrupt occured in transmit FIFO 1	
	3	0	V_IRQ_FIFO1_RX	Interrupt occured in receive FIFO 1	
	4	0	V_IRQ_FIFO2_TX	Interrupt occured in transmit FIFO 2	
	5	0	V_IRQ_FIFO2_RX	Interrupt occured in receive FIFO 2	
	6	0	V_IRQ_FIFO3_TX	Interrupt occured in transmit FIFO 3	
	7	0	V_IRQ_FIFO3_RX	Interrupt occured in receive FIFO 3	



R	_IRQ_FIF	O_BL1		(r) 0xC9
FI	FO inter	rupt regis	ter for FIFO block 1	
			<i>d of frame</i> is signaled, while of register A_CON_HDLC.	e in transparent mode the frequency of interrupts is set in
			ates that the corresponding onding FIFO.	FIFO generated an interrupt. If a bit is '0', no interrupt
Re	eading this	s register c	lears all set bits and the corr	responding bit of register R_IRQ_OVIEW.
	Bits	Reset value	Name	Description
	0	0	V_IRQ_FIFO4_TX	Interrupt occured in transmit FIFO 4
	1	0	V_IRQ_FIFO4_RX	Interrupt occured in receive FIFO 4
	2	0	V_IRQ_FIFO5_TX	Interrupt occured in transmit FIFO 5
	3	0	V_IRQ_FIFO5_RX	Interrupt occured in receive FIFO 5
	4	0	V_IRQ_FIFO6_TX	Interrupt occured in transmit FIFO 6
	5	0	V_IRQ_FIFO6_RX	Interrupt occured in receive FIFO 6
	6	0	V_IRQ_FIFO7_TX	Interrupt occured in transmit FIFO 7
	7	0	V_IRQ_FIFO7_RX	Interrupt occured in receive FIFO 7



#### R\_IRQ\_FIFO\_BL2 0xCA (**r**) FIFO interrupt register for FIFO block 2 In HDLC mode the end of frame is signaled, while in transparent mode the frequency of interrupts is set in bitmap V\_TRP\_IRQ of register A\_CON\_HDLC. The bit value '1' indicates that the corresponding FIFO generated an interrupt. If a bit is '0', no interrupt occured in the corresponding FIFO. Reading this register clears all set bits and the corresponding bit of register R\_IRQ\_OVIEW. Reset Bits Name Description value 0 0 V\_IRQ\_FIFO8\_TX **Interrupt occured in transmit FIFO 8 Interrupt occured in receive FIFO 8** 1 0 V\_IRQ\_FIFO8\_RX 2 **Interrupt occured in transmit FIFO 9** 0 V\_IRQ\_FIFO9\_TX 3 V\_IRQ\_FIFO9\_RX **Interrupt occured in receive FIFO 9** 0 4 0 V\_IRQ\_FIFO10\_TX **Interrupt occured in transmit FIFO 10** 5 0 V\_IRQ\_FIFO10\_RX **Interrupt occured in receive FIFO 10 Interrupt occured in transmit FIFO 11** 6 0 V\_IRQ\_FIFO11\_TX 7 0 V\_IRQ\_FIF011\_RX Interrupt occured in receive FIFO 11



R_	_IRQ_FI	=O_BL3		(r) 0xCB
FI	FO inter	rupt regis	ter for FIFO block 3	
			<i>d of frame</i> is signaled, while of register A_CON_HDLC.	e in transparent mode the frequency of interrupts is set in
			ates that the corresponding onding FIFO.	FIFO generated an interrupt. If a bit is '0', no interrupt
Re	eading thi	s register c	clears all set bits and the corr	esponding bit of register R_IRQ_OVIEW.
	Bits	Reset value	Name	Description
	0	0	V_IRQ_FIFO12_TX	Interrupt occured in transmit FIFO 12
	1	0	V_IRQ_FIFO12_RX	Interrupt occured in receive FIFO 12
	2	0	V_IRQ_FIFO13_TX	Interrupt occured in transmit FIFO 13
	3	0	V_IRQ_FIFO13_RX	Interrupt occured in receive FIFO 13
	4	0	V_IRQ_FIFO14_TX	Interrupt occured in transmit FIFO 14
	5	0	V_IRQ_FIFO14_RX	Interrupt occured in receive FIFO 14
	6	0	V_IRQ_FIFO15_TX	Interrupt occured in transmit FIFO 15
	7	0	V_IRQ_FIFO15_RX	Interrupt occured in receive FIFO 15



#### R\_IRQ\_FIFO\_BL4 0xCC (**r**) FIFO interrupt register for FIFO block 4 In HDLC mode the end of frame is signaled, while in transparent mode the frequency of interrupts is set in bitmap V\_TRP\_IRQ of register A\_CON\_HDLC. The bit value '1' indicates that the corresponding FIFO generated an interrupt. If a bit is '0', no interrupt occured in the corresponding FIFO. Reading this register clears all set bits and the corresponding bit of register R\_IRQ\_OVIEW. Reset Bits Name Description value 0 0 V\_IRQ\_FIFO16\_TX **Interrupt occured in transmit FIFO 16** V\_IRQ\_FIFO16\_RX **Interrupt occured in receive FIFO 16** 1 0 2 **Interrupt occured in transmit FIFO 17** 0 V\_IRQ\_FIFO17\_TX 3 V\_IRQ\_FIFO17\_RX **Interrupt occured in receive FIFO 17** 0 4 0 V\_IRQ\_FIFO18\_TX **Interrupt occured in transmit FIFO 18** 5 0 V\_IRQ\_FIFO18\_RX **Interrupt occured in receive FIFO 18 Interrupt occured in transmit FIFO 19** 6 0 V\_IRQ\_FIFO19\_TX 7 0 V\_IRQ\_FIFO19\_RX **Interrupt occured in receive FIFO 19**



R_	_IRQ_FIF	O_BL5		(r) 0xCD
FI	FO inter	rupt regis	ter for FIFO block 5	
			<i>d of frame</i> is signaled, while of register A_CON_HDLC.	in transparent mode the frequency of interrupts is set in
			ates that the corresponding l onding FIFO.	FIFO generated an interrupt. If a bit is '0', no interrupt
Re	eading this	s register c	clears all set bits and the corre	esponding bit of register R_IRQ_OVIEW.
	Bits	Reset value	Name	Description
	0	0	V_IRQ_FIFO20_TX	Interrupt occured in transmit FIFO 20
	1	0	V_IRQ_FIFO20_RX	Interrupt occured in receive FIFO 20
	2	0	V_IRQ_FIFO21_TX	Interrupt occured in transmit FIFO 21
	3	0	V_IRQ_FIFO21_RX	Interrupt occured in receive FIFO 21
	4	0	V_IRQ_FIFO22_TX	Interrupt occured in transmit FIFO 22
	5	0	V_IRQ_FIFO22_RX	Interrupt occured in receive FIFO 22
	6	0	V_IRQ_FIFO23_TX	Interrupt occured in transmit FIFO 23
	7	0	V_IRQ_FIFO23_RX	Interrupt occured in receive FIFO 23



R_	_IRQ_FIF	⁼O_BL6	(1	r) 0xC	Э				
FI	FIFO interrupt register for FIFO block 6								
	In HDLC mode the <i>end of frame</i> is signaled, while in transparent mode the frequency of interrupts is set in bitmap V_TRP_IRQ of register A_CON_HDLC.								
	The bit value '1' indicates that the corresponding FIFO generated an interrupt. If a bit is '0', no interrupt occured in the corresponding FIFO.								
Re	ading thi	s register c	lears all set bits and the corres	ponding bit of register R_IRQ_OVIEW.					
	Bits	Reset value	Name	Description					
	0	0	V_IRQ_FIFO24_TX	Interrupt occured in transmit FIFO 24					
	1	0	V_IRQ_FIFO24_RX	Interrupt occured in receive FIFO 24					
	2	0	V_IRQ_FIFO25_TX	Interrupt occured in transmit FIFO 25					
	3	0	V_IRQ_FIFO25_RX	Interrupt occured in receive FIFO 25					
	4	0	V_IRQ_FIFO26_TX	Interrupt occured in transmit FIFO 26					
	5	0	V_IRQ_FIFO26_RX	Interrupt occured in receive FIFO 26					
	6	0	V_IRQ_FIF027_TX	Interrupt occured in transmit FIFO 27					
	7	0	V_IRQ_FIF027_RX	Interrupt occured in receive FIFO 27					



#### R\_IRQ\_FIFO\_BL7 0xCF (**r**) FIFO interrupt register for FIFO block 7 In HDLC mode the end of frame is signaled, while in transparent mode the frequency of interrupts is set in bitmap V\_TRP\_IRQ of register A\_CON\_HDLC. The bit value '1' indicates that the corresponding FIFO generated an interrupt. If a bit is '0', no interrupt occured in the corresponding FIFO. Reading this register clears all set bits and the corresponding bit of register R\_IRQ\_OVIEW. Reset **Bits** Name Description value 0 0 V\_IRQ\_FIFO28\_TX **Interrupt occured in transmit FIFO 28** 1 0 V\_IRQ\_FIFO28\_RX **Interrupt occured in receive FIFO 28** 2 **Interrupt occured in transmit FIFO 29** 0 V\_IRQ\_FIFO29\_TX 3 V\_IRQ\_FIFO29\_RX **Interrupt occured in receive FIFO 29** 0 4 0 V\_IRQ\_FIFO30\_TX **Interrupt occured in transmit FIFO 30** 5 0 V\_IRQ\_FIFO30\_RX **Interrupt occured in receive FIFO 30** 6 0 V\_IRQ\_FIFO31\_TX **Interrupt occured in transmit FIFO 31** 7 0 V\_IRQ\_FIFO31\_RX Interrupt occured in receive FIFO 31



Chapter 13

## **General purpose I/O pins (GPIO) and input pins (GPI)**

(For an overview of the GPIO and GPI pins see Tables 13.3 and 13.3 on page 306.)

Write only	y registers:	Read only registers:			
Address	Address Name Page		Address	Name	Page
0x40	R_GPIO_OUT0	309	0x40	R_GPIO_IN0	313
0x41	R_GPIO_OUT1	310	0x41	R_GPIO_IN1	313
0x42	R_GPIO_EN0	310	0x44	R_GPI_IN0	314
0x43	R_GPIO_EN1	311	0x45	R_GPI_IN1	314
0x44	R_GPIO_SEL	312	0x46	R_GPI_IN2	315
			0x47	R_GPI_IN3	315

Table 13.1: Overview of the HFC-4S/8S general purpose I/O registers




### **13.1 GPIO and GPI functionality**

HFC-4S/8S has up to 16 general purpose I/O (GPIO) and up to 31 general purpose input (GPI) pins. As shown in Tables 13.3 and 13.2, they are all shared with the S/T interface pins and can only be used if the dedicated interface is not in use. Every unused S/T interface supports a set of four GPI and two GPIO pins alternatively.

S/T interface pins are always called 1<sup>st</sup> pin function. GPIO and GPI pins are called 2<sup>nd</sup> pin function. As the HFC-4S has only four S/T interfaces, the GPIO and GPI functionality of pins 124..157 can always be used. But it is also called 2<sup>nd</sup> pin function (see Table 1.1 on page 35).

GPIOs must be switched into GPIO mode with register R\_GPIO\_SEL if they should be used as outputs. The input functionality of all GPIOs and GPIs is allways enabled (see Figure 13.1). The output values for the GPIOs are set in registers R\_GPIO\_OUT0 and R\_GPIO\_OUT1. The output function can be enabled in registers R\_GPIO\_EN0 and R\_GPIO\_EN1. If disabled, the output drivers are tristated. A detailed GPIO block diagram is shown in Figure 13.2.


The input values for the GPIO[0..15] can be read from registers R\_GPIO\_IN0 and R\_GPIO\_IN1. The input values for GPI[0..19,21..31] can be read from registers R\_GPI\_IN0, R\_GPI\_IN1, R\_GPI\_IN2 and R\_GPI\_IN3.



### **13.2** GPIO output voltage

The GPIO output high voltage can be influenced for each set of 4 GPIOs by connecting the appropriate VDD\_ST pin to a voltage different from VDD. The voltage must not exceed 3.6 V. Table 13.3 shows the allocation of power supply pins to the GPIO output drivers.









GPIO pin		Shared with interface	GP	O pin	Shared with interface	
124	GPI31	S/T #7 *2	159	GPI15	S/T #3	
125	GPI30	S/T #7 <sup>*2</sup>	160	GPI14	S/T #3	
126	GPI29	S/T #7 <sup>*2</sup>	161	GPI13	S/T #3	
127	GPI28	S/T #7 *2	162	GPI12	S/T #3	
136	GPI27	S/T #6 *2	171	GPI11	S/T #2	
137	GPI26	S/T #6 *2	172	GPI10	S/T #2	
138	GPI25	S/T #6 *2	173	GPI9	S/T #2	
139	GPI24	S/T #6 *2	174	GPI8	S/T #2	
142	GPI23	S/T #5 *2	176	GPI7	S/T #1	
143	GPI22	S/T #5 *2	177	GPI6	S/T #1	
144	GPI21	S/T #5 *2	178	GPI5	S/T #1	
145	_ *1	S/T #5 *2	179	GPI4	S/T #1	
154	GPI19	S/T #4 *2	188	GPI3	S/T #0	
155	GPI18	S/T #4 *2	189	GPI2	S/T #0	
156	GPI17	S/T #4 *2	190	GPI1	S/T #0	
157	GPI16	S/T #4 *2	191	GPI0	S/T #0	

 Table 13.2: GPI pins of HFC-4S/8S

<sup>\*1</sup>: GPI[20] is not available, see remark on page 304.

\*2: HFC-8S only, this interface does not exist for HFC-4S.

Table 13	.3: GPIO	pins of I	HFC-4S/8S
----------	----------	-----------	-----------

GPIO pin		Shared with interface		Output pply pin	GP	IO pin	Shared with interface		Output pply pin
130	GPIO15	S/T #7 *	129	VDD_ST	165	GPIO7	S/T #3	164	VDD_ST
131	GPIO14	S/T #7 *	129	VDD_ST	166	GPIO6	S/T #3	164	VDD_ST
132	GPIO13	S/T #6 *	129	VDD_ST	167	GPIO5	S/T #2	164	VDD_ST
133	GPIO12	S/T #6 *	129	VDD_ST	168	GPIO4	S/T #2	164	VDD_ST
148	GPIO11	S/T #5 *	147	VDD_ST	182	GPIO3	S/T #1	181	VDD_ST
149	GPIO10	S/T #5 *	147	VDD_ST	183	GPIO2	S/T #1	181	VDD_ST
150	GPIO9	S/T #4 *	147	VDD_ST	184	GPIO1	S/T #0	181	VDD_ST
151	GPIO8	S/T #4 *	147	VDD_ST	185	GPIO0	S/T #0	181	VDD_ST

\*: HFC-8S only, this interface does not exist for HFC-4S.






Figure 13.2: GPIO block diagram (GPIO0 and GPIO1 exemplarily)



### **13.3 Unused GPIO and GPI pins**

Unused GPI pins should be connected to ground to avoid floating input buffers. It doesn't matter whether the first or second pin function is configured in this case (please refer to section 5.9.1 on page 197).

Unused GPIO pins should be configured as output ports. This sets the level of the input buffer – which is always active at the same pin – to a stable level and avoids floating input effect. When these pins remain in their default state (first pin function), output characteristic is enabled anyway (please refer to section 5.9.2 on page 199).



### **13.4** Register description

#### **13.4.1** Write only registers

R.	R_GPIO_OUT0			(w)	0x40		
G	GPIO output data bits 70						
	Bits	Reset value	Name	Description			
	0	0	V_GPIO_OUT0	Output data bit for pin GPIO0			
	1	0	V_GPIO_OUT1	Output data bit for pin GPIO1			
	2	0	V_GPIO_OUT2	Output data bit for pin GPIO2			
	3	0	V_GPIO_OUT3	Output data bit for pin GPIO3			
	4	0	V_GPIO_OUT4	Output data bit for pin GPIO4			
	5	0	V_GPIO_OUT5	Output data bit for pin GPIO5			
	6	0	V_GPIO_OUT6	Output data bit for pin GPIO6			
	7	0	V_GPIO_OUT7	Output data bit for pin GPIO7			



R.	_GPIO_0	OUT1		(w)	0x41				
G	GPIO output data bits 158								
	Bits	Reset value	Name	Description					
	0	0	V_GPIO_OUT8	Output data bit for pin GPIO8					
	1	0	V_GPIO_OUT9	Output data bit for pin GPIO9					
	2	0	V_GPIO_OUT10	Output data bit for pin GPIO10					
	3	0	V_GPIO_OUT11	Output data bit for pin GPIO11					
	4	0	V_GPIO_OUT12	Output data bit for pin GPIO12					
	5	0	V_GPIO_OUT13	Output data bit for pin GPIO13					
	6	0	V_GPIO_OUT14	Output data bit for pin GPIO14					
	7	0	V_GPIO_OUT15	Output data bit for pin GPIO15					

R_GPIO_EN0			(	(w) 0x42					
Ev	<b>GPIO output enable bits 70</b> Every bit value '1' enables the allocated output driver. If an output driver is disabled (bit value '0'), the pin is used for data input.								
	Bits	Reset value	Name	Description					
	0	0	V_GPIO_EN0	Output enable for pin GPIO0					
	1	0	V_GPIO_EN1	Output enable for pin GPIO1					
	2	0	V_GPIO_EN2	Output enable for pin GPIO2					
	3	0	V_GPIO_EN3	Output enable for pin GPIO3					
	4	0	V_GPIO_EN4	Output enable for pin GPIO4					
	5	0	V_GPIO_EN5	Output enable for pin GPIO5					
	6	0	V_GPIO_EN6	Output enable for pin GPIO6					
	7	0	V_GPIO_EN7	Output enable for pin GPIO7					



0x43

#### R\_GPIO\_EN1

(w)

#### GPIO output enable bits 15..8

Every bit value '1' enables the allocated output driver. If an output driver is disabled (bit value '0'), the pin is used for data input.

Bits	Reset value	Name	Description
0	0	V_GPIO_EN8	Output enable for pin GPIO8
1	0	V_GPIO_EN9	Output enable for pin GPIO9
2	0	V_GPIO_EN10	Output enable for pin GPIO10
3	0	V_GPIO_EN11	Output enable for pin GPIO11
4	0	V_GPIO_EN12	Output enable for pin GPIO12
5	0	V_GPIO_EN13	Output enable for pin GPIO13
6	0	V_GPIO_EN14	Output enable for pin GPIO14
7	0	V_GPIO_EN15	Output enable for pin GPIO15



R_	_gpio_s	EL	(w	) 0x44				
GI	GPIO selection register							
by	This register allows to select the first or second function of GPIO pins. Always two pins are controlled by one register bit. Every bit controls only the output driver, whereas the input functionality needs no programming.							
	Bits	Reset value	Name	Description				
	0	0	V_GPIO_SEL0	GPIO0 and GPIO1 '0' = pins T_A0 and T_B0 enabled '1' = pins GPIO0 and GPIO1 enabled				
	1	0	V_GPIO_SEL1	GPIO2 and GPIO3 '0' = pins T_B1 and T_A1 enabled '1' = pins GPIO2 and GPIO3 enabled				
	2	0	V_GPIO_SEL2	GPIO4 and GPIO5 '0' = pins T_A2 and T_B2 enabled '1' = pins GPIO4 and GPIO5 enabled				
	3	0	V_GPIO_SEL3	GPIO6 and GPIO7 '0' = pins T_B3 and T_A3 enabled '1' = pins GPIO6 and GPIO7 enabled				
	4	0	V_GPIO_SEL4	GPIO8 and GPIO9 '0' = pins T_A4 and T_B4 enabled '1' = pins GPIO8 and GPIO9 enabled				
	5	0	V_GPIO_SEL5	GPIO10 and GPIO11 '0' = pins T_B5 and T_A5 enabled '1' = pins GPIO10 and GPIO11 enabled				
	6	0	V_GPIO_SEL6	GPIO12 and GPIO13 '0' = pins T_A6 and T_B6 enabled '1' = pins GPIO12 and GPIO13 enabled				
	7	0	V_GPIO_SEL7	GPIO14 and GPIO15 '0' = pins T_B7 and T_A7 enabled '1' = pins GPIO14 and GPIO15 enabled				



#### **13.4.2** Read only registers

R_	_gpio_i	N0		( <b>r</b> )	0x40
G	PIO inpu	ıt data bit	s 70		
	Bits	Reset value	Name	Description	
	0		V_GPIO_IN0	Input data bit from pin GPIO0	I
	1		V_GPIO_IN1	Input data bit from pin GPIO1	
	2		V_GPIO_IN2	Input data bit from pin GPIO2	
	3		V_GPIO_IN3	Input data bit from pin GPIO3	
	4		V_GPIO_IN4	Input data bit from pin GPIO4	
	5		V_GPIO_IN5	Input data bit from pin GPIO5	
	6		V_GPIO_IN6	Input data bit from pin GPIO6	i
	7		V_GPIO_IN7	Input data bit from pin GPIO7	

R_	_gpio_i	N1		( <b>r</b> )	0x41				
GI	GPIO input data bits 158								
	Bits	Reset value	Name	Description					
	0		V_GPIO_IN8	Input data bit from pin GPIO8					
	1		V_GPIO_IN9	Input data bit from pin GPIO9					
	2		V_GPIO_IN10	Input data bit from pin GPIO1	0				
	3		V_GPIO_IN11	Input data bit from pin GPIO1	1				
	4		V_GPIO_IN12	Input data bit from pin GPIO1	2				
	5		V_GPIO_IN13	Input data bit from pin GPIO1	3				
	6		V_GPIO_IN14	Input data bit from pin GPIO1	4				
	7		V_GPIO_IN15	Input data bit from pin GPIO1	5				

Cologne Chip

R	_GPI_IN	0		( <b>r</b> )	0x44				
	GPI input data bits 70 Note: Unused GPI pins should be connected to ground or power supply.								
1.0	Bits	Reset value	Name	Description					
	0		V_GPI_IN0	Input data bit from pin GPI0					
	1		V_GPI_IN1	Input data bit from pin GPI1					
	2		V_GPI_IN2	Input data bit from pin GPI2					
	3		V_GPI_IN3	Input data bit from pin GPI3					
	4		V_GPI_IN4	Input data bit from pin GPI4					
	5		V_GPI_IN5	Input data bit from pin GPI5					
	6		V_GPI_IN6	Input data bit from pin GPI6					
	7		V_GPI_IN7	Input data bit from pin GPI7					

R	R_GPI_IN1 (r)							
	GPI input data bits 158 Note: Unused GPI pins should be connected to ground or power supply.							
	Bits	Reset value	Name	Description				
	0		V_GPI_IN8	Input data bit from pin GPI8				
	1		V_GPI_IN9	Input data bit from pin GPI9				
	2		V_GPI_IN10	Input data bit from pin GPI10				
	3		V_GPI_IN11	Input data bit from pin GPI11				
	4		V_GPI_IN12	Input data bit from pin GPI12				
	5		V_GPI_IN13	Input data bit from pin GPI13				
	6		V_GPI_IN14	Input data bit from pin GPI14				
	7		V_GPI_IN15	Input data bit from pin GPI15				



R_	_gpi_in	2		( <b>r</b> )	0x46			
G	GPI input data bits 2316							
No	ote: Unu	sed GPI pir	ns should be connecte	ed to ground or power supply.				
	Bits	Reset value	Name	Description				
	0		V_GPI_IN16	Input data bit from pin GPI16				
	1		V_GPI_IN17	Input data bit from pin GPI17				
	2		V_GPI_IN18	Input data bit from pin GPI18				
	3		V_GPI_IN19	Input data bit from pin GPI19				
	4		(reserved)					
	5		V_GPI_IN21	Input data bit from pin GPI21				
	6		V_GPI_IN22	Input data bit from pin GPI22				
	7		V_GPI_IN23	Input data bit from pin GPI23				

R_GPI_IN3	( <b>r</b> )	0x47

#### GPI input data bits 31..24

**Note:** Unused GPI pins should be connected to power supply to prevent from external interrupt requests due to floating input pins. Unused GPI pins can be connected to ground, alternatively, if the external interrupt functionality is disabled.

Bits	Reset value	Name	Description
0		V_GPI_IN24	Input data bit from pin GPI24
1		V_GPI_IN25	Input data bit from pin GPI25
2		V_GPI_IN26	Input data bit from pin GPI26
3		V_GPI_IN27	Input data bit from pin GPI27
4		V_GPI_IN28	Input data bit from pin GPI28
5		V_GPI_IN29	Input data bit from pin GPI29
6		V_GPI_IN30	Input data bit from pin GPI30
7		V_GPI_IN31	Input data bit from pin GPI31





### Chapter 14

## **Electrical characteristics**



#### Absolute maximum ratings \*1

Parameter	Symbol	Min.	Max.
Power supply	$V_{DD}$	-0.3 V	+4.6 V
Input voltage	$V_I$	-0.3 V	6.0 V *2
Operating temperature	$T_{opr}$	-30°C	+70°C
Junction temperature	$T_{jnc}$	0 °C	+100 °C
Storage temperature	$T_{stg}$	-55 °C	+125 °C

#### **Recommended operating conditions**

Parameter	Symbol	Min.	Тур.	Max	Conditions
Power supply	$V_{DD}$	3.0 V	3.3 V	3.6 V	
Operating temperature	$T_{opr}$	0 °C		+70 °C	

#### Electrical characteristics for 3.3 V power supply

Parameter	Symbol	Min.	Тур.	Max	Conditions
Low input voltage	$V_{IL}$	-0.3 V		$0.2V_{DD}$	
High input voltage	V <sub>IH</sub>	$0.7V_{DD}$		5.5 V *2	
Low output voltage	$V_{OL}$	0 V		0.4 V	
High output voltage	$V_{OH}$	2.4 V		$V_{DD}$	
Power supply current	Iopr		60 mA *3		$T_{opr} = 25 ^{\circ}\mathrm{C}$

<sup>\*1</sup>: Stresses beyond those listed under 'Absolute maximum ratings' may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or at any other conditions above those given in this data sheet is not implied. Exposure to limiting values for extended periods may affect device reliability.


\*2: Maximum voltage for oscillator pins is  $V_{DD}$ .


\*3: Power supply current at full operating condition without external S/T interface circuitries.



Chapter 15

# **HFC-4S/8S package dimensions**





**Figure 15.1:** *HFC-4S/8S package dimensions* 

### References

- [1] Cologne Chip AG. DTMF Algorithm for HFC-8S / HFC-4S. Application Note, September 2002.
- [2] European Telecommunications Standards Institute. *Technical Basis for Regulation (TBR3): Integrated Services Digital Network (ISDN); Attachment requirements for terminal equipment to connect to an ISDN using ISDN basic access.*
- [3] Telecommunication Standardization Sector of International Telecommunication Union (ITU). ITU-T I.430: Integrated services digital network (ISDN); ISDN user-network interfaces. Basic user-network interface – Layer 1 specification, November 1995.
- [4] Telecommunication Standardization Union (ITU). Q.24: Multifrequency push-button signal reception. In *General recommendations on telephone switching and signalling*. International Automatic and semi-automatic working. ITU-T (Telecommunication Standardization Sector of ITU), 1988, 1993.
- [5] Telecommunication Standardization Union (ITU). O.151: Error performance measuring equipment operating at the primary rate and above. In *Specification of measurement equipment*. ITU-T (Telecommunication Standardization Sector of ITU), 1992.
- [6] Telecommunication Standardization Union (ITU). O.150: Equipment for the measurement of digital and analogue/digital parameters. In *General requirements for instrumentation for performance measurements on digital transmission equipment*. ITU-T (Telecommunication Standardization Sector of ITU), 1996.



## List of register and bitmap abbreviations

This list shows all abbreviations which are used to define the register and bitmap names. Appended digits are not shown here except they have a particular meaning.

16KHZ	16 kHz	CON CONF	connection settings	FDIR	direction (FIFO-related)
96KHZ	96 kHz	CTRL	control	FIFO	FIFO
		-		FIRST	first
ACT	active, activation	D	D-channel	FLOW	flow
ADDR	address	DATA	data	FNUM	number
ADJ	adjust	DF	data flow		(FIFO-related)
ATT	attenuation	DIR	direction	FR	frame
AUTO	automatic	DLY	delay	FSM	FIFO sequence
		DR	data rate		mode
B1	B1-channel	DTMF	dual tone multiple	FZ	<i>F</i> - and <i>Z</i> -counters
B12	B1- and		frequency		
DO	B2-channels	Е	E-channel	G2	G2 state
B2	B2-channel	E E1	E1 interface	G3	G3 state
BERT	bit error rate test	ECH	error counter, high	GLOB	global
BIT BL	bit block	LON	byte	GPI	general purpose input
BRG		ECL	error counter, low	GPIO	general purpose
BNG BUSY	bridge		byte	GPIO	input/output
DU31	busy	EN	enable		I
C4	C4IO clock (PCM	END	end	HARM	harmonic
04	double bit clock)	EPR	EEPROM	HDLC	high-level data link
CFG	configuration	ERR	error		control
СН	HFC-channel	EV	event	HFC	HDLC FIFO
CHANNEL	HFC-channel	EXP	expired		controller
CHBL	HFC-channel block	EXT	external	HI	high
CHIP	microchip	-	<b>F</b>		
CIRM	configuration,	F	<i>F</i> -counter	ICR	increase
	interrupt and reset	F0	frame synchronization	ID	identifier
CLK	clock		signal	IDX	index
CNT	counter	F1	F1-counter	IFF	inter frame fill
CNTH	counter, high byte	F12	F1- and	IGNO	ignore
CNTL	counter, low byte		F2-counters	IN	input
CODEC	CODEC	F2	F2-counter	INC	increment

#### HFC-4S HFC-8S



INFO0	INFO 0 line	PLL	phase locked loop	SRES	soft reset
	condition (no	PNP	plug and play	ST	S/T interface
	signal)	POL	polarity	STA	state, status
	internal	PRIO	priority	START	start
INV IRQ	invert, inversion	PROC	processing	STATUS	status
IRQMSK	interrupt interrupt mask	PWM	pulse width	STOP	stop
IRQSTA	interrupt status		modulation	SUBCH	subchannel
INGOTA	interrupt status	<b>D</b> 4 4	DAN	SUPPR	suppression
LD	load	RAM	RAM	SWAP	swap
LEN	length	RD	read	SYNC	synchronize,
LEV	level	RDY RES	ready	01110	synchronization
LI	line	-	reset	SZ	size
LO	low	REV	reverse		
LOOP	loop	RLD	reload	T2	S/T timer T2
LOST	frame data lost		routing	ті	timer
LPRIO	low priority	RST RV	restart revision	TRI	tristate
		RX	receive	TRP	transparent
MAN	manual		IECEIVE	тѕ	time step
MD	mode	SCI	state change	TX	transmit
MF	multiframe		interrupt		transmit
MISC	miscellaneous	SDIR	direction	ULAW	µ-law
MIX	mixed		(slot-related)	USE	use, usage
MSK	mask	SEL	select, selection	001	use, usuge
MULT	multiple	SEQ	sequence	WD	watchdog timer
N	number of samples	SET	setup	WR	write
NEG	negative	SH	shape	WRDLY	write delay
NEXT	next	SH0H	shape 0, high byte		write delay
NOINC	no increment	SHOL	shape 0, low byte	Z1	Z1-counter
NOISE	noise	SH1H	shape 1, high byte	Z12	Z1- and
NUM	number	SH1L	shape 1, low byte		Z2-counters
		SL	time slot	Z1H	Z1-counter, high
OFF	off	SLOT	time slot		byte
OFLOW	overflow	SLOW	slow	Z1L	Z1-counter, low
OUT	output	SMPL	sample		byte
OVIEW	overview	SNUM	number (slot-related)	Z2	Z2-counter
DAT		SQ	S/Q-bits	Z2H	Z2-counter, high
PAT	pattern	SRAM	SRAM	701	byte
РСМ	pulse code modulation	SRC	source	Z2L	Z2-counter, low byte
	mouulatioli	500	source	I	0ytt





Cologne Chip AG Data Sheet of HFC-4S/8S