ISDN S/T HDLC FIFO Controller (HFC-8S)


 
HFC-8S block diagram


 

Functions

The HFC-8S is a HDLC B- and D-channel controller with 8 integrated S/T interfaces. It can be used for ISDN basic rate lines. All channels (16B+8D) are served fully duplex by deep FIFOs. Also implemented is a PCM128 / PCM64 / PCM30 highway interface, which is able to connect to MITEL STTM bus (MVIPTM), Siemens IOM2TM or GCITM bus and a universal external bus interface. 

Features

  • FIFO-sizes configurable
  • max. 31 HDLC frames (with 128k or 512k RAM) and 15 HDLC frames (with 32k RAM) per FIFO
  • independent read/write HDLC-channels for each ISDN B-channel and each ISDN D-channel
  • B1 and B2 transparent mode independently selectable
  • 1 - 8 bit processing for subchannels selectable
  • 56 KBit/s restricted mode for U.S. ISDN lines selectable by software
  • full I.430 ITU S/T ISDN support in TE and NT mode
  • B-channels for higher data rate combinable
  • PCM128 / PCM64 / PCM30 interface configurable to interface MITEL STTM bus (MVIPTM), Siemens IOM2TM or GCITM for inter chip connections or external CODECs
  • H.100 data rate supported
  • universal external bus interface configurable into PCI bus, ISA-PnP, PCMCIA or microprocessor interface
  • multiparty audio conferences switchable
  • DTMF detection and generation on all B-channels
  • CMOS technology 3V-5V
  • PQFP 208 case

Applications

  • ISDN multi-BRI terminal adapters
  • ISDN PABX
  • ISDN LAN routers
  • ISDN least cost routers
  • ISDN test equipment


Download datasheet for HFC-8S 

More ISDN chips 


NewsISDN ChipsDatasheetsDistributorsDriver SoftwareSample Applications
  Homepage E-Mail

Copyright © 1999 Cologne Chip Designs