

GateMate™ FPGA User Guide

GPIO Bank Allocation of CCGM1A2



UG1004 User Guide June 2025



Copyright 2019 - 2025 Cologne Chip AG

All Rights Reserved

The information presented can not be considered as assured characteristics. Data can change without notice. Parts of the information presented may be protected by patent or other rights. Cologne Chip products are not designed, intended, or authorized for use in any application intended to support or sustain life, or for any other application in which the failure of the Cologne Chip product could create a situation where personal injury or death may occur.



About this Document

This User Guide covers the GPIO bank allocation of the CCGM1A2 FPGA from Cologne Chip and is part of the GateMate $^{\mathsf{TM}}$ documentation collection.

For more information please refer to the following documents:

- Technology Brief of GateMate[™] FPGA
- DS1001 GateMate[™] FPGA CCGM1A2 Datasheet 🗷
- \cdot DS1003 − GateMateTM FPGA Evaluation Board Datasheet \square
- UG1001 GateMate[™] FPGA Primitives Library
- \cdot UG1002 − GateMateTM FPGA Toolchain Installation User Guide \square
- UG1003 GateMate[™] FPGA Interface Guide for Peripheral Devices with 3.3 V Signaling 🗷

Cologne Chip provides a comprehensive technical support. Please visit our website for more information or contact our support team.

UG1004 June 2025 3 of 21

Introduction

1 Introduction

The CCGM1A2 contains two dies of the CCGM1A1, which are interconnected by so-called *die-to-die connections* directly on the silicon. CCGM1A1 and CCGM1A2 are pin compatible, which is why the same design can be used for both FPGAs if the PCB circuitry is designed accordingly.

As CCGM1A2 has twice as many GPIO banks internally as CCGM1A1, not all internal GPIO banks of CCGM1A2 can be routed out to external BGA pins.

The design flow automatically takes this into account. Nevertheless, it is useful for the user to know which internal GPIO banks are available for the circuit design. In addition, there are GPIO banks that are interconnected within the CCGM1A2, increasing the number of usable GPIO banks.




Figure 1: Overview of CCGM1A2 GPIO banks (chip view)



2 GPIO Bank Allocation

There are two GPIO banks on each edge of the single-die chip CCGM1A1 named after the cardinal directions north (N), west (W), east (E) and south (S). As an exception, a third bank for configuration signals is attached to the west edge. This basic principle is of course also present in the multi-die chip CCGM1A2 to ensure pin compatibility.




Figure 2: GPIO banks of CCGM1A2 (chip view)

Figure 2 shows in detail which internal GPIO banks are routed out. Banks that cannot be used are crossed out.




Figure 3: Interconnection of two GPIO cells from FPGA dies 1A and 1B

UG1004 June 2025 5 of 21



Table 1: GPIO bank allocation of CCGM1A2

BGA bank	from die 1A	from die 1B
IO_SA_[A B][8:0]	SA	
IO_SB_[A B][8:0]	SB	SB
IO_WA_[A B][8:0]	WA	
IO_WB_[A B][8:0]	EA	WB
IO_WC_[A B][8:0]	WC	
IO_NA_[A B][8:0]	NA	NA
IO_NB_[A B][8:0]	NB	
IO_EA_[A B][8:0]		EB
IO_EB_[A B][8:0]		EB

As shown in Figure 2, three pairs of GPIO banks are connected internally and are routed out together like shown in Figure 3. This increases the number of available GPIOs.

Each chip can activate the individual ports of these GPIO banks independently of each other, but of course only one of the connected ports can be an output driver.

The interconnection of GPIO banks SB from both FPGA dies connect

in pairs and in the same way

Both banks NA are interconnected in the same way. Finally, with 1A.EA and 1B.WB, two different banks of the FPGA dies are connected to each other.

If the configuration bank WA is omitted from the count because it is only needed once for both FPGA dies, then 11 of the remaining 16 banks are available as shown in Table 1.



3 CCGM1A2 Pinout

Figure 4 shows the pinout of the CCGM1A2 FPGA. Some pins have a second function as shown in Figures 5 and 6.

In both cases, one pin function is GPIO, and according to Figure 5, the configuration bank can alternatively be used as GPIO bank WA, and according to Figure 6, some GPIO pins can be used as dedicated clock inputs.

All ball signals are grouped and color-coded as shown in Table 2.

Besides the 9 GPIO banks there are pin groups for the SerDes interface, power supply,


	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
Α	GND	VDD_ WC	IO_NA _A0	IO_NA _A1	VDD_ NA	IO_NA _A4	GND	IO_NA _A7	IO_NB _B0	GND	IO_NB _B2	IO_NB _B4	GND	IO_NB _B7	IO_EB _B8	VDD_ EB	IO_EB _B5	GND	Α
В	IO_WC _A8	IO_WC _B8	IO_NA _B0	IO_NA _B1	IO_NA _A2	IO_NA _B4	VDD_ NA	IO_NA _B7	IO_NB _A0	VDD_ NB	IO_NB _A2	IO_NB _A4	VDD_ NB	IO_NB _A7	IO_EB _A8	GND	IO_EB _A5	VDD_ EB	В
С	GND	VDD_ WC	IO_WC _A7	IO_WC _B7	IO_NA _B2	IO_NA _A3	IO_NA _A5	IO_NA _A6	IO_NA _A8	IO_NB _B1	IO_NB _B3	IO_NB _B5	IO_NB _B6	IO_NB _B8	IO_EB _B7	IO_EB _B6	IO_EB _B4	IO_EB _A4	С
D	IO_WC _A5	IO_WC _B5	IO_WC _A6	IO_WC _B6	VDD_ WC	IO_NA _B3	IO_NA _B5	IO_NA _B6	IO_NA _B8	IO_NB _A1	IO_NB _A3	IO_NB _A5	IO_NB _A6	IO_NB _A8	IO_EB _A7	IO_EB _A6	IO_EB _B2	I0_EB _A2	D
Ε	IO_WC _A3	IO_WC _B3	IO_WC _A4	IO_WC _B4	GND	VDD_ NA	GND	VDD_ NA	GND	VDD_ NB	GND	VDD_ NB	GND	VDD_ EB	IO_EB _B3	IO_EB _A3	VDD_ EB	GND	Ε
F	GND	VDD_ WC	IO_WC _A2	IO_WC _B2	VDD_ WC	GND	VDD_ NA	GND	VDD	GND	VDD_ NB	GND	VDD_ EB	GND	IO_EB _B1	IO_EB _A1	IO_EB _B0	IO_EB _A0	F
G	IO_WC _A0	IO_WC _B0	IO_WC _A1	IO_WC _B1	GND	VDD	GND	VDD	GND	VDD	GND	VDD	GND	VDD_ EA	IO_EA _B8	IO_EA _A8	IO_EA _B7	IO_EA _A7	G
Н	IO_WB _A7	IO_WB _B7	IO_WB _A8	IO_WB _B8	VDD_ WB	GND	VDD	GND	VDD	GND	VDD	GND	VDD	GND	IO_EA _B6	IO_EA _A6	VDD_ EA	GND	Н
J	GND	VDD_ WB	IO_WB _A6	IO_WB _B6	GND	VDD	GND	VDD	GND	VDD	GND	VDD	GND	VDD_ EA	IO_EA _B5	IO_EA _A5	IO_EA _B4	IO_EA _A4	J
K	IO_WB _A5	IO_WB _B5	IO_WB _A4	IO_WB _B4	VDD_ WB	GND	VDD	GND	VDD	GND	VDD	GND	VDD	GND	IO_EA _B3	IO_EA _A3	IO_EA _B2	I0_EA _A2	K
L	IO_WB _A3	IO_WB _B3	IO_WB _A2	IO_WB _B2	GND	VDD	GND	VDD	GND	VDD	GND	VDD	GND	VDD_ EA	IO_EA _B1	IO_EA _A1	VDD_ EA	GND	L
М	GND	VDD_ WB	IO_WB _A1	IO_WB _B1	VDD_ WB	GND	VDD	GND	VDD	GND	VDD	GND	VDD	IO_EA _B0	IO_EA _A0	GND	IO_SB _A3	IO_SB _B3	М
N	IO_WB _A0	IO_WB _B0	SPI_ CS_N	SPI_ CLK	VDD_ WA	VDD	GND	VDD	GND	VDD	VDD_ SB	GND	VDD_ SB	IO_SB _A8	IO_SB _B8	N.C.	GND	VDD_ SB	N
Р	SPI_ D1	SPI_ D0	VDD_ WA	GND	VDD_ WA	VDD_ SA	GND	VDD_ SA	GND	VDD_ SA	I0_SB _A4	IO_SB _A7	IO_SB _B7	IO_SB _A6	IO_SB _B6	VDD_ PLL	IO_SB _A2	IO_SB _B2	Р
R	SPI_ D3	SPI_ D2	JTAG_ TCK	SPI_ FWD	CFG_ MD0	IO_SA _A1	IO_SA _A2	IO_SA _A4	IO_SA _A6	IO_SA _A7	IO_SB _B4	GND	IO_SB _A5	IO_SB _B5	VDD_ SB	GND	IO_SB _A1	IO_SB _B1	R
Т	VDD_ WA	JTAG_ TDI	JTAG_ TMS	GND	CFG_ MD1	IO_SA _B1	IO_SA _B2	IO_SA _B4	IO_SA _B6	IO_SA _B7	GND	SER_ CLK	SER_ CLK_N	VDD_ CLK	RST_N	VDD_ SER_ PLL	GND	VDD_ SB	Т
U	POR_ EN	JTAG_ TD0	VDD_ WA	CFG_ MD2	IO_SA _A0	VDD_ SA	IO_SA _A3	IO_SA _A5	VDD_ SA	IO_SA _A8	SER_ RX_P0	VDD_ SER	SER_ TX_P0	SER_ RX_P1	GND	SER_ TX_P1	IO_SB _A0	IO_SB _B0	U
٧	GND	CFG_ FAILED_ N	CFG_ DONE	CFG_ MD3	IO_SA _B0	GND	IO_SA _B3	IO_SA _B5	GND	IO_SA _B8	SER_ RX_N0	SER_ RTERM	SER_ TX_N0	SER_ RX_N1	SER_ RTERM1	SER_ TX_N1	VDD_ SER	GND	٧
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

Figure 4: CCGM1A2 FBGA pinout

UG1004 June 2025 7 of 21

ground and a few pins in the gray marked group for other signals.

The pin list is also available for download in csv^1 file format \mathbb{Z} .






Figure 5: Configuration pins of CCGM1A2 pinout for use as GPIO after configuration

Figure 6: Clock input pins as second function of some GPIOs

Table 2: Pin types

Color	Pin type	Number of pins
	North general purpose input / output (GPIO) banks NA and NB Each bank has 18 GPIO signals and both have separate power supply balls and can be driven individually. GPIO signals are grouped by pairs and each pair can get configured to be either two single ended or a differential pair signal.	36
	East GPIO banks EA and EB Each bank has 18 GPIO signals and both have separate power supply balls and can be driven individually. GPIO signals are grouped by pairs and each pair can get configured to be either two single ended or a differential pair signal.	36
	South GPIO banks SA and SB Each bank has 18 GPIO signals and both have separate power supply balls and can be driven individually. GPIO signals are grouped by pairs and each pair can get configured to be either two single ended or a differential pair signal.	36

(continued on next page)

csv: comma-separated values



Table 2: Pin types

(continued from previous page)

Color	Pin type	Number of pins
	Configuration pins or west GPIO bank WA alternatively The configuration interface consists of 18 pins. After configuration procedure, these balls can be configured to be normal GPIO signals. They are grouped by pairs and each pair can get configured to be either two single ended or a differential pair signal.	18
	West GPIO banks WB and WC Each bank has 18 GPIO signals and both have separate power supply balls and can be driven individually. GPIO signals are grouped by pairs and each pair can get configured to be either two single ended or a differential pair signal.	36
	serializer / deserializer (SerDes) signal pins The SerDes interface consits of differential transmit and receive signals and a termination input pin. Furthermore, dedicated power supply exists to the SerDes interface and the SerDes phase-locked loop (PLL) function.	10
	Power supply pins for FPGA core and GPIO The CCGM1A2 core gets supplied from a single power source. The GPIO banks have own power supply pins each. Additionally, some further power supply pins are available for SerDes and other functions.	78
	Ground pins CCGM1A2 has a single ground level for all supply voltages. All ground pins must be connected.	70
	Any other pins Clock input (single ended or differential), reset input and one not connected pin (must be left open) are available in this pin group.	4

UG1004 June 2025 9 of 21

Table 3: Pin list sorted by ball name

Ball	Signal name	Signal group	Reset category	Description
A 1	GND	Ground	0	Ground
■ A2	VDD_WC	Power	0	3rd GPIO west bank power supply
A3	IO_NA_A0	GPIO	1	1st GPIO north bank signal A0
A4	IO_NA_A1	GPIO	1	1st GPIO north bank signal A1
■ A5	VDD_NA	Power	0	1st GPIO north bank power supply
A 6	IO_NA_A4	GPIO	1	1st GPIO north bank signal A4
A 7	GND	Ground	0	Ground
A8	IO_NA_A7	GPIO	1	1st GPIO north bank signal A7
A9	IO_NB_B0	GPIO	1	2nd GPIO north bank signal B0
A10	GND	Ground	0	Ground
A11	IO_NB_B2	GPIO	1	2nd GPIO north bank signal B2
A12	IO_NB_B4	GPIO	1	2nd GPIO north bank signal B4
A13	GND	Ground	0	Ground
A14	IO_NB_B7	GPIO	1	2nd GPIO north bank signal B7
A15	IO_EB_B8	GPIO	1	2nd GPIO east bank signal B8
■A16	VDD_EB	Power	0	2nd GPIO east bank power supply
A17	IO_EB_B5	GPIO	1	2nd GPIO east bank signal B5
A18	GND	Ground	0	Ground
B 1	IO_WC_A8	GPIO	1	3rd GPIO west bank signal A8
B2	IO_WC_B8	GPIO	1	3rd GPIO west bank signal B8
B3	IO_NA_B0	GPIO	1	1st GPIO north bank signal B0
B4	IO_NA_B1	GPIO	1	1st GPIO north bank signal B1
B5	IO_NA_A2	GPIO	1	1st GPIO north bank signal A2
B6	IO_NA_B4	GPIO	1	1st GPIO north bank signal B4
■ B7	VDD_NA	Power	0	1st GPIO north bank power supply
B8	IO_NA_B7	GPIO	1	1st GPIO north bank signal B7
B 9	IO_NB_A0	GPIO	1	2nd GPIO north bank signal A0
■B10	VDD_NB	Power	0	2nd GPIO north bank power supply
B11	IO_NB_A2	GPIO	1	2nd GPIO north bank signal A2
B12	IO_NB_A4	GPIO	1	2nd GPIO north bank signal A4
■B13	VDD_NB	Power	0	2nd GPIO north bank power supply
B14	IO_NB_A7	GPIO	1	2nd GPIO north bank signal A7
B15	IO_EB_A8	GPIO	1	2nd GPIO east bank signal A8
■B16	GND	Ground	0	Ground
B17	IO_EB_A5	GPIO	1	2nd GPIO east bank signal A5

(continued on next page)



Table 3: Pin list sorted by ball name

Ball	Signal name	Signal group	Reset category	Description
■B18	VDD_EB	Power	0	2nd GPIO east bank power supply
■ C1	GND	Ground	0	Ground
■ C2	VDD_WC	Power	0	3rd GPIO west bank power supply
C3	IO_WC_A7	GPIO	1	3rd GPIO west bank signal A7
C 4	IO_WC_B7	GPIO	1	3rd GPIO west bank signal B7
C5	IO_NA_B2	GPIO	1	1st GPIO north bank signal B2
C6	IO_NA_A3	GPIO	1	1st GPIO north bank signal A3
C7	IO_NA_A5	GPIO	1	1st GPIO north bank signal A5
C8	IO_NA_A6	GPIO	1	1st GPIO north bank signal A6
C9	IO_NA_A8	GPIO	1	1st GPIO north bank signal A8
C10	IO_NB_B1	GPIO	1	2nd GPIO north bank signal B1
C11	IO_NB_B3	GPIO	1	2nd GPIO north bank signal B3
C12	IO_NB_B5	GPIO	1	2nd GPIO north bank signal B5
C13	IO_NB_B6	GPIO	1	2nd GPIO north bank signal B6
C14	IO_NB_B8	GPIO	1	2nd GPIO north bank signal B8
C15	IO_EB_B7	GPIO	1	2nd GPIO east bank signal B7
C16	IO_EB_B6	GPIO	1	2nd GPIO east bank signal B6
C17	IO_EB_B4	GPIO	1	2nd GPIO east bank signal B4
C18	IO_EB_A4	GPIO	1	2nd GPIO east bank signal A4
D 1	IO_WC_A5	GPIO	1	3rd GPIO west bank signal A5
D2	IO_WC_B5	GPIO	1	3rd GPIO west bank signal B5
D3	IO_WC_A6	GPIO	1	3rd GPIO west bank signal A6
D4	IO_WC_B6	GPIO	1	3rd GPIO west bank signal B6
■ D5	VDD_WC	Power	0	3rd GPIO west bank power supply
D6	IO_NA_B3	GPIO	1	1st GPIO north bank signal B3
D7	IO_NA_B5	GPIO	1	1st GPIO north bank signal B5
D8	IO_NA_B6	GPIO	1	1st GPIO north bank signal B6
D9	IO_NA_B8	GPIO	1	1st GPIO north bank signal B8
D10	IO_NB_A1	GPIO	1	2nd GPIO north bank signal A1
D11	IO_NB_A3	GPIO	1	2nd GPIO north bank signal A3
D12	IO_NB_A5	GPIO	1	2nd GPIO north bank signal A5
D13	IO_NB_A6	GPIO	1	2nd GPIO north bank signal A6
D14	IO_NB_A8	GPIO	1	2nd GPIO north bank signal A8
D15	IO_EB_A7	GPIO	1	2nd GPIO east bank signal A7
D16	IO_EB_A6	GPIO	1	2nd GPIO east bank signal A6

(continued on next page)

UG1004 June 2025 11 of 21

Table 3: Pin list sorted by ball name

(continued from previous page)

Ball	Signal name	Signal group	Reset category	Description
D17	IO_EB_B2	GPIO	1	2nd GPIO east bank signal B2
D18	IO_EB_A2	GPIO	1	2nd GPIO east bank signal A2
E 1	IO_WC_A3	GPIO	1	3rd GPIO west bank signal A3
E 2	IO_WC_B3	GPIO	1	3rd GPIO west bank signal B3
E 3	IO_WC_A4	GPIO	1	3rd GPIO west bank signal A4
E 4	IO_WC_B4	GPIO	1	3rd GPIO west bank signal B4
■ E5	GND	Ground	0	Ground
■ E6	VDD_NA	Power	0	1st GPIO north bank power supply
■ E7	GND	Ground	0	Ground
■ E8	VDD_NA	Power	0	1st GPIO north bank power supply
■ E9	GND	Ground	0	Ground
■E10	VDD_NB	Power	0	2nd GPIO north bank power supply
■E11	GND	Ground	0	Ground
■E12	VDD_NB	Power	0	2nd GPIO north bank power supply
■E13	GND	Ground	0	Ground
■E14	VDD_EB	Power	0	2nd GPIO east bank power supply
E15	IO_EB_B3	GPIO	1	2nd GPIO east bank signal B3
E 16	IO_EB_A3	GPIO	1	2nd GPIO east bank signal A3
■E17	VDD_EB	Power	0	2nd GPIO east bank power supply
■E18	GND	Ground	0	Ground
■ F1	GND	Ground	0	Ground
■ F2	VDD_WC	Power	0	3rd GPIO west bank power supply
F 3	IO_WC_A2	GPIO	1	3rd GPIO west bank signal A2
F 4	IO_WC_B2	GPIO	1	3rd GPIO west bank signal B2
■ F5	VDD_WC	Power	0	3rd GPIO west bank power supply
■ F6	GND	Ground	0	Ground
■ F7	VDD_NA	Power	0	1st GPIO north bank power supply
■F8	GND	Ground	0	Ground
■ F9	VDD	Power	0	Core power supply
■F10	GND	Ground	0	Ground
■ F11	VDD_NB	Power	0	2nd GPIO north bank power supply
■F12	GND	Ground	0	Ground
■F13	VDD_EB	Power	0	2nd GPIO east bank power supply
■F14	GND	Ground	0	Ground
F15	IO_EB_B1	GPIO	1	2nd GPIO east bank signal B1

(continued on next page)

CCGM1A2 Pinout



Table 3: Pin list sorted by ball name

(continued from previous page)

Ball	Signal name	Signal group	Reset category	Description
F16	IO_EB_A1	GPIO	1	2nd GPIO east bank signal A1
F17	IO_EB_B0	GPIO	1	2nd GPIO east bank signal B0
F18	IO_EB_A0	GPIO	1	2nd GPIO east bank signal A0
G 1	IO_WC_A0	GPIO	1	3rd GPIO west bank signal A0
G2	IO_WC_B0	GPIO	1	3rd GPIO west bank signal B0
G 3	IO_WC_A1	GPIO	1	3rd GPIO west bank signal A1
G 4	IO_WC_B1	GPIO	1	3rd GPIO west bank signal B1
G 5	GND	Ground	0	Ground
■ G6	VDD	Power	0	Core power supply
G 7	GND	Ground	0	Ground
■G8	VDD	Power	0	Core power supply
G 9	GND	Ground	0	Ground
■G10	VDD	Power	0	Core power supply
G 11	GND	Ground	0	Ground
■G12	VDD	Power	0	Core power supply
G13	GND	Ground	0	Ground
■ G14	VDD_EA	Power	0	1st GPIO east bank power supply
G15	IO_EA_B8	GPIO	1	1st GPIO east bank signal B8
G16	IO_EA_A8	GPIO	1	1st GPIO east bank signal A8
G17	IO_EA_B7	GPIO	1	1st GPIO east bank signal B7
G18	IO_EA_A7	GPIO	1	1st GPIO east bank signal A7
H1	IO_WB_A7	GPIO	1	2nd GPIO west bank signal A7
H2	IO_WB_B7	GPIO	1	2nd GPIO west bank signal B7
H3	IO_WB_A8	GPIO	1	2nd GPIO west bank signal A8
H4	IO_WB_B8	GPIO	1	2nd GPIO west bank signal B8
■H5	VDD_WB	Power	0	2nd GPIO west bank power supply
■H6	GND	Ground	0	Ground
■ H7	VDD	Power	0	Core power supply
■H8	GND	Ground	0	Ground
■H9	VDD	Power	0	Core power supply
H10	GND	Ground	0	Ground
■H11	VDD	Power	0	Core power supply
■H12	GND	Ground	0	Ground
■H13	VDD	Power	0	Core power supply
H14	GND	Ground	0	Ground

(continued on next page)

UG1004 June 2025 13 of 21





Table 3: Pin list sorted by ball name

Ball	Signal name	Signal group	Reset category	Description
■H15	IO_EA_B6	GPIO	1	1st GPIO east bank signal B6
■H16	IO_EA_A6	GPIO	1	1st GPIO east bank signal A6
■H17	VDD_EA	Power	0	1st GPIO east bank power supply
■H18	GND	Ground	0	Ground
■ J1	GND	Ground	0	Ground
J 2	VDD_WB	Power	0	2nd GPIO west bank power supply
J 3	IO_WB_A6	GPIO	1	2nd GPIO west bank signal A6
J4	IO_WB_B6	GPIO	1	2nd GPIO west bank signal B6
J 5	GND	Ground	0	Ground
J 6	VDD	Power	0	Core power supply
J 7	GND	Ground	0	Ground
■ J8	VDD	Power	0	Core power supply
J 9	GND	Ground	0	Ground
■J10	VDD	Power	0	Core power supply
■J11	GND	Ground	0	Ground
■J12	VDD	Power	0	Core power supply
J13	GND	Ground	0	Ground
■J14	VDD_EA	Power	0	1st GPIO east bank power supply
J15	IO_EA_B5	GPIO	1	1st GPIO east bank signal B5
J16	IO_EA_A5	GPIO	1	1st GPIO east bank signal A5
J17	IO_EA_B4	GPIO	1	1st GPIO east bank signal B4
J18	IO_EA_A4	GPIO	1	1st GPIO east bank signal A4
K 1	IO_WB_A5	GPIO	1	2nd GPIO west bank signal A5
K2	IO_WB_B5	GPIO	1	2nd GPIO west bank signal B5
K3	IO_WB_A4	GPIO	1	2nd GPIO west bank signal A4
K4	IO_WB_B4	GPIO	1	2nd GPIO west bank signal B4
■K5	VDD_WB	Power	0	2nd GPIO west bank power supply
■ K6	GND	Ground	0	Ground
■ K7	VDD	Power	0	Core power supply
■K8	GND	Ground	0	Ground
■K9	VDD	Power	0	Core power supply
■K10	GND	Ground	0	Ground
■K11	VDD	Power	0	Core power supply
■K12	GND	Ground	0	Ground
■K13	VDD	Power	0	Core power supply

(continued on next page)



Table 3: Pin list sorted by ball name

Ball	Signal name	Signal group	Reset category	Description
■K14	GND	Ground	0	Ground
K15	IO_EA_B3	GPIO	1	1st GPIO east bank signal B3
K16	IO_EA_A3	GPIO	1	1st GPIO east bank signal A3
K17	IO_EA_B2	GPIO	1	1st GPIO east bank signal B2
K18	IO_EA_A2	GPIO	1	1st GPIO east bank signal A2
L1	IO_WB_A3	GPIO	1	2nd GPIO west bank signal A3
L2	IO_WB_B3	GPIO	1	2nd GPIO west bank signal B3
L3	IO_WB_A2	GPIO	1	2nd GPIO west bank signal A2
L4	IO_WB_B2	GPIO	1	2nd GPIO west bank signal B2
L5	GND	Ground	0	Ground
■L6	VDD	Power	0	Core power supply
L 7	GND	Ground	0	Ground
■L8	VDD	Power	0	Core power supply
L 9	GND	Ground	0	Ground
■L10	VDD	Power	0	Core power supply
L11	GND	Ground	0	Ground
■L12	VDD	Power	0	Core power supply
L13	GND	Ground	0	Ground
■L14	VDD_EA	Power	0	1st GPIO east bank power supply
L15	IO_EA_B1	GPIO	1	1st GPIO east bank signal B1
L16	IO_EA_A1	GPIO	1	1st GPIO east bank signal A1
■L17	VDD_EA	Power	0	1st GPIO east bank power supply
L18	GND	Ground	0	Ground
M1	GND	Ground	0	Ground
■ M2	VDD_WB	Power	0	2nd GPIO west bank power supply
M3	IO_WB_A1	GPIO	1	2nd GPIO west bank signal A1
M4	IO_WB_B1	GPIO	1	2nd GPIO west bank signal B1
■ M5	VDD_WB	Power	0	2nd GPIO west bank power supply
■ M6	GND	Ground	0	Ground
■ M7	VDD	Power	0	Core power supply
■ M8	GND	Ground	0	Ground
■ M9	VDD	Power	0	Core power supply
M10	GND	Ground	0	Ground
■ M11	VDD	Power	0	Core power supply
M12	GND	Ground	0	Ground

(continued on next page)

UG1004 June 2025 15 of 21

Table 3: Pin list sorted by ball name

Ball	Signal name	Signal group	Reset category	Description
■M13	VDD	Power	0	Core power supply
M14	IO_EA_B0	GPIO	1	1st GPIO east bank signal B0
M15	IO_EA_A0	GPIO	1	1st GPIO east bank signal A0
■M16	GND	Ground	0	Ground
M17	IO_SB_A3	GPIO	1	2nd GPIO south bank signal A3
■ M18	IO_SB_B3	GPIO	1	2nd GPIO south bank signal B3
■ N1	IO_WB_A0	GPIO	1	2nd GPIO west bank signal A0
N2	IO_WB_B0	GPIO	1	2nd GPIO west bank signal B0
N3 N3	SPI_CS_N IO_WA_A8	GPIO GPIO	3 1	1 st function: Configuration SPI chip select 2 nd function: 1st GPIO west bank signal A8
		_		•
N4 N4	SPI_CLK IO_WA_B8	GPIO GPIO	3 1	1 st function: Configuration SPI clock 2 nd function: 1st GPIO west bank signal B8
■N5	VDD_WA	Power	0	1st GPIO west bank power supply
■ N6	VDD	Power	0	Core power supply
■ N7	GND	Ground	0	Ground
■N8	VDD	Power	0	Core power supply
■ N9	GND	Ground	0	Ground
■N10	VDD	Power	0	Core power supply
■ N11	VDD_SB	Power	0	2nd GPIO south bank power supply
■N12	GND	Ground	0	Ground
■N13	VDD_SB	Power	0	2nd GPIO south bank power supply
■ N14 ■ N14	IO_SB_A8 CLK0	GPIO GPIO	1 1	1 st function: 2nd GPIO south bank signal A8 2 nd function: 1st clock input
N15	IO_SB_B8	GPIO	1	2nd GPIO south bank signal B8
■ N16	N.C.	Other	0	Not connected. This pin must be left open.
■ N17	GND	Ground	0	Ground
■N18	VDD_SB	Power	0	2nd GPIO south bank power supply
P1 P1	SPI_D1 IO_WA_A7	GPIO GPIO	4 1	1 st function: Configuration SPI data bit 1 2 nd function: 1st GPIO west bank signal A7
P2 P2	SPI_D0 IO_WA_B7	GPIO GPIO	3 1	1 st function: Configuration SPI data bit 0 2 nd function: 1st GPIO west bank signal B7
		_		•
■ P3	VDD_WA	Power	0	1st GPIO west bank power supply
■ P4	GND	Ground	0	Ground

(continued on next page)



Table 3: Pin list sorted by ball name

Ball	Signal name	Signal group	Reset category	Description
■ P5	VDD_WA	Power	0	1st GPIO west bank power supply
■ P6	VDD_SA	Power	0	1st GPIO south bank power supply
■ P7	GND	Ground	0	Ground
■ P8	VDD_SA	Power	0	1st GPIO south bank power supply
■ P9	GND	Ground	0	Ground
■P10	VDD_SA	Power	0	1st GPIO south bank power supply
P11	IO_SB_A4	GPIO	1	2nd GPIO south bank signal A4
P12	IO_SB_A7	GPIO	1	1st function: 2nd GPIO south bank signal A7
P12	CLK1	GPIO	1	2 nd function: 2nd clock input
P13	IO_SB_B7	GPIO	1	2nd GPIO south bank signal B7
P14	IO_SB_A6	GPIO	1	1st function: 2nd GPIO south bank signal A6
P14	CLK2	GPIO	1	2 nd function: 3rd clock input
P15	I0_SB_B6	GPIO	1	2nd GPIO south bank signal B6
■P16	VDD_PLL	Power	0	PLL power supply
P17	IO_SB_A2	GPIO	1	2nd GPIO south bank signal A2
P18	IO_SB_B2	GPIO	1	2nd GPIO south bank signal B2
R1	SPI_D3	GPIO	4	1st function: Configuration SPI data bit 3
R1	IO_WA_A6	GPIO	1	2 nd function: 1st GPIO west bank signal A6
R2	SPI_D2	GPIO	4	1st function: Configuration SPI data bit 2
R2	IO_WA_B6	GPIO	1	2 nd function: 1st GPIO west bank signal B6
R3	JTAG_TCK	GPIO	4	1st function: Configuration JTAG clock
R3	IO_WA_A5	GPIO	1	2 nd function: 1st GPIO west bank signal A5
R4	SPI_FWD	GPIO	2	1st function: Configuration SPI data forward
R4	IO_WA_B5	GPIO	1	2 nd function: 1st GPIO west bank signal B5
R5	CFG_MD0	GPIO	4	1st function: Configuration mode bit 0
R5	IO_WA_A0	GPIO	1	2 nd function: 1st GPIO west bank signal A0
R6	IO_SA_A1	GPIO	1	1st GPIO south bank signal A1
R 7	IO_SA_A2	GPIO	1	1st GPIO south bank signal A2
R 8	IO_SA_A4	GPIO	1	1st GPIO south bank signal A4
R 9	IO_SA_A6	GPIO	1	1st GPIO south bank signal A6
R10	IO_SA_A7	GPIO	1	1st GPIO south bank signal A7
R11	IO_SB_B4	GPIO	1	2nd GPIO south bank signal B4
R12	GND	Ground	0	Ground

(continued on next page)

UG1004 June 2025 17 of 21



CCGM1A2 Pinout ___

Table 3: Pin list sorted by ball name

(continued from previous page)

Ball	Signal name	Signal group	Reset category	Description
R13	IO_SB_A5 CLK3	GPIO GPIO	1 1	1 st function: 2nd GPIO south bank signal A5 2 nd function: 4th clock input
R14	IO_SB_B5	GPIO	1	2nd GPIO south bank signal B5
■R15	VDD_SB	Power	0	2nd GPIO south bank power supply
■R16	GND	Ground	0	Ground
R17	IO_SB_A1	GPIO	1	2nd GPIO south bank signal A1
■ R18	IO_SB_B1	GPIO	1	2nd GPIO south bank signal B1
■T1	VDD_WA	Power	0	1st GPIO west bank power supply
T2 T2	JTAG_TDI IO_WA_A4	GPIO GPIO	4 1	1 st function: JTAG data input 2 nd function: 1st GPIO west bank signal A4
T3	JTAG_TMS IO_WA_B4	GPIO GPIO	4 1	1 st function: JTAG test mode select 2 nd function: 1st GPIO west bank signal B4
■ T4	GND	Ground	0	Ground
T5	CFG_MD1 IO_WA_B0	GPIO GPIO	4 1	1 st function: Configuration mode bit 1 2 nd function: 1st GPIO west bank signal B0
■T6	IO_SA_B1	GPIO	1	1st GPIO south bank signal B1
■ T7	IO_SA_B2	GPIO	1	1st GPIO south bank signal B2
■T8	IO_SA_B4	GPIO	1	1st GPIO south bank signal B4
■T9	IO_SA_B6	GPIO	1	1st GPIO south bank signal B6
■T10	IO_SA_B7	GPIO	1	1st GPIO south bank signal B7
■T11	GND	Ground	0	Ground
■ T12	SER_CLK	Other	4	SerDes clock, positive LVDS signal (or single ended)
■ T13	SER_CLK_N	Other	1	SerDes clock, negative LVDS signal
■T14	VDD_CLK	Power	0	Clock signal power supply
■ T15	RST_N	Other	4	Reset
■T16	VDD_SER_PLL	Power	0	SerDes PLL power supply (1.0 V to 1.1 V $\pm 50\mathrm{mV}$)
■ T17	GND	Ground	0	Ground
■T18	VDD_SB	Power	0	2nd GPIO south bank power supply
U1 U1	POR_EN IO_WA_A3	GPIO GPIO	2 1	1 st function: Enable power-on reset 2 nd function: 1st GPIO west bank signal A3
U2	JTAG_TD0	GPIO	2	1 st function: JTAG data output

(continued on next page)



Table 3: Pin list sorted by ball name

Ball	Signal name	Signal group	Reset category	Description
U2	IO_WA_B3	GPIO	1	2 nd function: 1st GPIO west bank signal B3
■ U3	VDD_WA	Power	0	1st GPIO west bank power supply
U4 U4	CFG_MD2 IO_WA_A1	GPIO GPIO	4 1	1 st function: Configuration mode bit 2 2 nd function: 1st GPIO west bank signal A1
U 5	IO_SA_A0	GPIO	1	1st GPIO south bank signal A0
U 6	VDD_SA	Power	0	1st GPIO south bank power supply
U 7	IO_SA_A3	GPIO	1	1st GPIO south bank signal A3
U 8	IO_SA_A5	GPIO	1	1st GPIO south bank signal A5
U 9	VDD_SA	Power	0	1st GPIO south bank power supply
U 10	IO_SA_A8	GPIO	1	1st GPIO south bank signal A8
■U11	SER_RX_P0	SerDes	1	Receive data line of interface 0, positive LVDS signal
■U12	VDD_SER	Power	0	SerDes core power supply (1.0 V to 1.1 V $\pm 50 \mathrm{mV}$)
■U13	SER_TX_P0	SerDes	1	Transmit data line of interface 0, positive LVDS signal
■U14	SER_RX_P1	SerDes	1	Receive data line of interface 1, positive LVDS signal
U 15	GND	Ground	0	Ground
■U16	SER_TX_P1	SerDes	1	Transmit data line of interface 1, positive LVDS signal
U17	IO_SB_A0	GPIO	1	2nd GPIO south bank signal A0
U18	I0_SB_B0	GPIO	1	2nd GPIO south bank signal B0
■ V1	GND	Ground	0	Ground
V2 V2	CFG_FAILED_N IO_WA_A2	GPIO GPIO	2 1	1 st function: Configuration failed signal 2 nd function: 1st GPIO west bank signal A2
V3	CFG_DONE	GPIO	2 1	1 st function: Configuration done signal 2 nd function: 1st GPIO west bank signal B2
V3	IO_WA_B2	GPIO		C
V4 V4	CFG_MD3 IO_WA_B1	GPIO GPIO	4 1	1 st function: Configuration mode bit 3 2 nd function: 1st GPIO west bank signal B1
V5	IO_SA_B0	GPIO	1	1st GPIO south bank signal B0
■ V6	GND	Ground	0	Ground
V 7	IO_SA_B3	GPIO	1	1st GPIO south bank signal B3
■V8	IO_SA_B5	GPIO	1	1st GPIO south bank signal B5

(continued on next page)

UG1004 June 2025 19 of 21



CCGM1A2 Pinout ____

Table 3: Pin list sorted by ball name

(continued from previous page)

Ball	Signal name	Signal group	Reset category	Description
■ V9	GND	Ground	0	Ground
■V10	IO_SA_B8	GPIO	1	1st GPIO south bank signal B8
■ V11	SER_RX_N0	SerDes	1	Receive data line of interface 0, negative LVDS signal
■V12	SER_RTERM0	SerDes	0	Line termination of interface 0
■V13	SER_TX_N0	SerDes	1	Transmit data line of interface 0, negative LVDS signal
■ V14	SER_RX_N1	SerDes	1	Receive data line of interface 1, negative LVDS signal
■V15	SER_RTERM1	SerDes	0	Line termination of interface 1
■ V16	SER_TX_N1	SerDes	1	Transmit data line of interface 1, negative LVDS signal
■ V17	VDD_SER	Power	0	SerDes core power supply (1.0 V to 1.1 V $\pm 50 \text{mV}$)
■V18	GND	Ground	0	Ground

Reset categories:

- **0**: No reset (supply or analog input pin)
- 1: Pin disabled, high-z
- 2: Pin characteristic already during reset state
- 3: Pin characteristic depends on the configuration mode (SPI master: I/O, else: input)
- 4: Input pin

GateMate[™] FPGA User Guide GPIO Bank Allocation of CCGM1A2 UG1004 June 2025

